research-article

Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded Systems

Authors:

Vittoriano Muttillo,

Giacomo Valente,

Luigi PomanteAuthors Info & Claims

PARMA-DITAM '18: Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms

Pages 63 - 68

https://doi.org/10.1145/3183767.3183782

Published: 23 January 2018 Publication History

Abstract

Heterogeneous platforms are becoming widely diffused in the embedded system area, mainly because of the opportunities to increase application execution performance and, at the same time, to optimize other orthogonal metrics. In such a context, the introduction of mixed-criticality constraints, while considering heterogenous parallel architectures, creates new challenges to industrial and academic research. The main design issue is related to a Design Space Exploration (DSE) approach able to cope with mixed-criticality constraints that typically limits the number of feasible solutions. So, this work1 focuses on DSE for embedded systems based on heterogeneous parallel architectures and subjected to mixed-criticality constraints. In particular, it presents a criticality-driven evolutionary approach integrated into a reference Electronic System Level HW/SW Co-Design flow to support the designer of mixed-criticality embedded systems.

References

[1]

Prisaznuk, P. J.: Integrated Modular Avionics. In: Proceedings of the IEEE National Aerospace and Electronics Conference (NAECON), 1992.

[2]

ISO 26262 - Road vehicles a Functional safety. Geneva, Switzerland, 2011.

[3]

Baruah, S., Li, H., Stougie, L.: Towards the Design of Certifiable Mixed-criticality Systems, In: Proceedings of the 16th IEEE RealTime and Embedded Technology and Applications Symposium (RTAS), 2010, pp. 13--22

Digital Library

[4]

Pellizzoni, R., Meredith, P., Nam, M. Y., Sun, M., Caccamo, M., Sha, L.: Handling mixed-criticality in SoC-based real-time embedded systems, In: Proceedings Of the 7th ACM international conference on Embedded software (EMSOFT), 2009.

Digital Library

[5]

Vestal., S.: Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In: 28th IEEE International Real-Time Systems Symposium (RTSS), 2007, pp. 239--243.

Digital Library

[6]

Burns, A., Davis, R. I.: Mixed Criticality Systems - A Review. In: Research report, University of York, 2014.

[7]

Baruah, S., Li, H., Stougie, L.: Towards the Design of Certifiable Mixed-criticality Systems, In: Proceedings of the 16th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS), 2010, pp. 13--22.

Digital Library

[8]

Esper, A., Nelissen, G., and Nélis, V., Tovar, E.: How realistic is the mixed-criticality real-time system model?. In: Proceedings of the 23rd International Conference on Real Time and Networks Systems (RTNS), 2015, pp. 139--148.

Digital Library

[9]

Barhorst, J., Belote, T., Binns, P., Hoffman, J., Paunicka, J., Sarathy, P., Stanfill, J. S. P., Stuart, D., Urzi, R.: A research agenda for mixed-criticality systems. In: Workshop on Mixed Criticality (CPS Week), 2009.

[10]

J. Teich, "Hardware/Software Codesign: The Past, the Present, and Predicting the Future," in Proceedings of the IEEE, vol. 100, no. Special Centennial Issue, 2012, pp. 1411--1430.

[11]

Voss, S., Eder, J., Hölzl, F. Design Space Exploration and its Visualization in AUTOFOCUS3. In: Software Engineering (Workshops), 2014, pp. 57--66.

[12]

Herrera, F., Pablo, P., and Eugenio, V. "A model-based, single-source approach to design-space exploration and synthesis of mixed-criticality systems." Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems. ACM, 2015.

Digital Library

[13]

Contrex project, https://contrex.offis.de/home/

[14]

V. Zaccaria, G. Palermo, F. Castro, C. Silvano and G. Mariani, "Multicube Explorer: An Open Source Framework for Design Space Exploration of Chip Multi-Processors," 23th International Conference on Architecture of Computing Systems 2010, Hannover, Germany, 2010, pp. 1--7.

[15]

Herrera, F. and Sander, I. Combining analytical and simulation-based design space exploration for time-critical systems. Proceedings of the 2013 Forum on specification and Design Languages (FDL), Paris, France, 2013, pp. 1--8.

Digital Library

[16]

Rosvall, K., Khalilzad, N., Ungureanu, G. and Sander., I. Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality Systems. In Proceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO '17). ACM, New York, NY, USA, 2017.

Digital Library

[17]

Hepsycode: A System-Level Methodology for HW/SW Co-Design of Heterogeneous Parallel Dedicated Systems, www.hepsycode.com, Accessed 13/09/2017.

[18]

Pomante, L. System-level design space exploration for dedicated heterogeneous multi-processor systems. Conference on Application-specific Systems, Architectures and Processors (ASAP), 2011, pp. 79--86.

Digital Library

[19]

D. Di Pompeo, E. Incerto, V. Muttillo, L. Pomante, G. Valente. An Efficient Performance-Driven Approach for HW/SW Co-Design. In Proceedings of the 8th ACM/SPEC on International Conference on Performance Engineering (ICPE '17). ACM, New York, NY, USA, 2017, pp. 323--326.

Digital Library

[20]

Hoare, C. A. R. Communicating sequential processes. Springer, New York, NY, 1978, pp. 413--443.

[21]

V. Muttillo, G. Valente, D. Ciambrone, V. Stoico, and L. Pomante. HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology. In Proceedings of the 10th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO '18). ACM, New York, NY, USA, 2018.

Digital Library

[22]

V. Stoico, V. Muttillo, G. Valente, F. D'Antonio. "CC4CS: A Unifying Statement-Level Performance Metric for HW/SW Technologies", Euromicro Conference on Digital Systems Design (DSD) - WIP Session, 2017.

[23]

L. Pomante. HW/SW Co-Design of Dedicated Heterogeneous Parallel Systems: an Extended Design Space Exploration Approach. IET Computers & Digital Techniques, vol. 7, no. 6, pp. 246--254, Nov. 2013.

[24]

L. Pomante, D. Sciuto, F. Salice, W. Fornaciari, C. Brandolese. Affinity-Driven System Design Exploration for Heterogeneous Multiprocessor SoC. IEEE Transactions on Computers, vol. 55, no. 5, May 2006.

Digital Library

[25]

V. Muttillo, G. Valente and L. Pomante. Criticality-aware Design Space Exploration for Mixed-Criticality Embedded Systems. In Proceedings of the 9th ACM/SPEC on International Conference on Performance Engineering (ICPE '18). 2018. Accepted.

Digital Library

Cited By

Muttillo VGiammatteo PFiorilli GPomante L(2020)An OpenMP Parallel Genetic Algorithm for Design Space Exploration of Heterogeneous Multi-processor Embedded SystemsProceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures / 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3381427.3381431(1-6)Online publication date: 21-Jan-2020
https://dl.acm.org/doi/10.1145/3381427.3381431
Valente GGiammatteo PMuttillo VPomante LMascio T(2019)A Lightweight, Hardware-Based Support for Isolation in Mixed-Criticality Network-on-Chip ArchitecturesAdvances in Science, Technology and Engineering Systems Journal10.25046/aj0404674:4Online publication date: 2019
https://doi.org/10.25046/aj040467
Muttillo VFiorilli GDi Mascio T(2019)Tuning DSE for Heterogeneous Multi-Processor Embedded Systems by means of a Self-Equalized Weighted Sum MethodProceedings of the 10th and 8th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3310411.3310412(1-4)Online publication date: 21-Jan-2019
https://dl.acm.org/doi/10.1145/3310411.3310412
Show More Cited By

Index Terms

Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded Systems
1. Hardware
  1. Electronic design automation
    1. Methodologies for EDA
      1. Software tools for EDA
    2. Modeling and parameter extraction

Recommendations

Criticality-aware Design Space Exploration for Mixed-Criticality Embedded Systems
ICPE '18: Companion of the 2018 ACM/SPEC International Conference on Performance Engineering

This work focuses on Design Space Exploration for embedded systems based on heterogeneous parallel architectures and subjected to mixed-criticality constraints. In particular, it presents a criticality-aware evolutionary approach integrated into a ...
HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology
RAPIDO '18: Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

This work focuses on the definition of a methodology for handling embedded real-time applications, starting from an existing HW/SW co-design methodology able to support the design of dedicated heterogeneous parallel systems. The state-of-the-art related ...
Dynamic Constraints for Mixed-Criticality Systems
COINS '19: Proceedings of the International Conference on Omni-Layer Intelligent Systems

We define quality of service requirements for mixed-criticality systems based on min-plus algebra rather than discrete criticality levels. The requirements (1) unify a spectrum of weakly-hard real-time requirements with strongly-hard real-time and soft ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

PARMA-DITAM '18: Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms

January 2018

76 pages

ISBN:9781450364447

DOI:10.1145/3183767

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

HiPEAC: HiPEAC Network of Excellence

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 January 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

PARMA-DITAM '18

PARMA-DITAM '18: 9th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms

January 23, 2018

Manchester, United Kingdom

Acceptance Rates

Overall Acceptance Rate 11 of 24 submissions, 46%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
111
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 24 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Muttillo VGiammatteo PFiorilli GPomante L(2020)An OpenMP Parallel Genetic Algorithm for Design Space Exploration of Heterogeneous Multi-processor Embedded SystemsProceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures / 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3381427.3381431(1-6)Online publication date: 21-Jan-2020
https://dl.acm.org/doi/10.1145/3381427.3381431
Valente GGiammatteo PMuttillo VPomante LMascio T(2019)A Lightweight, Hardware-Based Support for Isolation in Mixed-Criticality Network-on-Chip ArchitecturesAdvances in Science, Technology and Engineering Systems Journal10.25046/aj0404674:4Online publication date: 2019
https://doi.org/10.25046/aj040467
Muttillo VFiorilli GDi Mascio T(2019)Tuning DSE for Heterogeneous Multi-Processor Embedded Systems by means of a Self-Equalized Weighted Sum MethodProceedings of the 10th and 8th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms10.1145/3310411.3310412(1-4)Online publication date: 21-Jan-2019
https://dl.acm.org/doi/10.1145/3310411.3310412
Ciambrone DMuttillo VPomante LValente G(2018)HEPSIM: An ESL HW/SW co-simulator/analysis tool for heterogeneous parallel embedded systems2018 7th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2018.8406078(1-6)Online publication date: Jun-2018
https://doi.org/10.1109/MECO.2018.8406078
Muttillo VValente G(2018)Injecting hypervisor-based software partitions into Design Space Exploration activities considering mixed-criticality requirements2018 7th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2018.8406056(1-5)Online publication date: Jun-2018
https://doi.org/10.1109/MECO.2018.8406056
Muttillo VValente GPomante L(2018)Design Space Exploration for Mixed-Criticality Embedded Systems Considering Hypervisor-Based SW Partitions2018 21st Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2018.00115(740-744)Online publication date: Aug-2018
https://doi.org/10.1109/DSD.2018.00115

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents