research-article

Public Access

ARM HPC Ecosystem and the Reemergence of Vectors: Invited Paper

Authors:

Alejandro Rico,

Chris Adeniyi-Jones,

Eric Van HensbergenAuthors Info & Claims

CF'17: Proceedings of the Computing Frontiers Conference

Pages 329 - 334

https://doi.org/10.1145/3075564.3095086

Published: 15 May 2017 Publication History

Abstract

ARM's involvement in funded international projects has helped pave the road towards ARM-based supercomputers. ARM and its partners have collaborately grown an HPC ecosystem with software and hardware solutions that provide choice in a unified software ecosystem. Partners have announced important HPC deployments resulting from collaborations around the globe. One of the key enabling technologies for ARM in HPC is the Scalable Vector Extension, an instruction set extension for vector processing. This paper discusses ARM's journey into HPC, the current state of the ARM HPC ecosystem, the approach to HPC node architecture co-design, and details on the Scalable Vector Extension as a future technology representing the reemergence of vectors.

References

[1]

http://www.montblanc-project.eu.

[2]

A-Profile Architecture Specifications. http://developer.arm.com/products/architecture/a-profile/docs.

[3]

CCIX: Cache Coherent Interconnect for Accelerators. www.ccixconsortium.com.

[4]

GenZ Consortium. www.genzconsortium.com.

[5]

HPC on ARM. http://arm.com/hpc.

[6]

https://www.top500.org/news/cray-to-deliver-arm-powered-supercomputer-to-uk-consortium, Jan. 18 2017.

[7]

https://www.top500.org/news/mont-blanc-project-teams-with-cavium-and-bull-to-build-arm-based-supercomputer, 117 2017.

[8]

M. Alian, U. Darbaz, G. Dozsa, S. Diestelhorst, D. Kim, and N. S. Kim. dist-gem5: Distributed Simulation of Computer Clusters. In ISPASS'17, 2017.

[9]

N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, et al. The gem5 Simulator. ACM SIGARCH Computer Architecture News, 39(2):1--7, 2011.

Digital Library

[10]

A. Ferreron, R. Jagtap, S. Bischoff, and R. Rositoru. Crossing the Architectural Barrier: Evaluting Representative Regions of Parallel HPC Applications. In ISPASS'17, 2017.

[11]

T. Grass, C. Allande, A. Armejach, A. Rico, E. Ayguadé, J. Labarta, M. Valero, M. Casas, and M. Moreto. MUSA: a Multi-level Simulation Approach for Next-generation HPC Machines. In SC'16, page 45, 2016.

Digital Library

[12]

T. Grass, A. Rico, M. Casas, M. Moreto, and E. Ayguadé. Taskpoint: Sampled simulation of task-based programs. In ISPASS'16, pages 296--306, 2016.

[13]

R. Grisenthwaite. ARMv8 Technology Preview. ARM TechCon, 2011.

[14]

Y. Ishikawa. The Next Flagship Supercomputer in Japan. In ICS'16, 2016.

[15]

R. Jagtap, S. Diestelhorst, and A. Hansson. Elastic traces for fast and accurate system performance exploration. In ISPASS'16, pages 147--148, 2016.

[16]

N. Rajovic, P. M. Carpenter, I. Gelado, N. Puzovic, A. Ramirez, and M. Valero. Supercomputing with commodity CPUs: Are mobile SoCs ready for HPC? In SC'13, page 40, 2013.

Digital Library

[17]

N. Rajovic, A. Rico, F. Mantovani, D. Ruiz, J. O. Vilarrubi, C. Gomez, L. Backes, D. Nieto, H. Servat, X. Martorell, et al. The Mont-Blanc Prototype: An Alternative Approach for HPC Systems. In SC'16, pages 444--455, 2016.

Digital Library

[18]

N. Rajovic, A. Rico, N. Puzovic, C. Adeniyi-Jones, and A. Ramirez. Tibidabo: Making the case for an ARM-based HPC System. Future Generation Computer Systems, 36:322--334, 2014.

[19]

N. Stephens, S. Biles, M. Boettcher, J. Eapen, M. Eyole, G. Gabrielli, M. Horsnell, G. Magklis, A. Martinez, N. Premillieu, A. Reid, A. Rico, and P. Walker. The ARM Scalable Vector Extension. IEEE Micro special issue on Hot Chips, 37(2), 2017.

Digital Library

Cited By

Zhang HLiu JMei CDong LSong T(2024)Construction of hydrological and hydrodynamic models based on ARM architecture processor – A case study of inner Harbor area of Macao PeninsulaJournal of Hydroinformatics10.2166/hydro.2024.24826:5(1014-1041)Online publication date: 12-Apr-2024
https://doi.org/10.2166/hydro.2024.248
Martínez Palau FTorrents MArmejach ACasas M(2024)Exploiting Vector Code Semantics for Efficient Data Cache PrefetchingProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656635(98-109)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656635
Blancafort MFerrer RHouzeaux GGarcia-Gasulla MMantovani F(2024)Exploiting long vectors with a CFD code: a co-design show case2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS)10.1109/IPDPS57955.2024.00047(453-464)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPS57955.2024.00047
Show More Cited By

Index Terms

ARM HPC Ecosystem and the Reemergence of Vectors: Invited Paper
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multicore architectures
      2. Single instruction, multiple data
2. Computing methodologies
  1. Modeling and simulation
    1. Simulation types and techniques
      1. Massively parallel and high-performance simulations

Recommendations

The survey on ARM processors for HPC
Abstract
The ongoing effort to reach the exascale computing barrier has led to a myriad of research and publications in the topic of alternative energy-efficient architectures, such as ARM, for HPC systems. The staggering pace at which ARM architectures ...
Low overhead dynamic binary translation on ARM
PLDI '17

The ARMv8 architecture introduced AArch64, a 64-bit execution mode with a new instruction set, while retaining binary compatibility with previous versions of the ARM architecture through AArch32, a 32-bit execution mode. Most hardware implementations ...
Low overhead dynamic binary translation on ARM
PLDI 2017: Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation

The ARMv8 architecture introduced AArch64, a 64-bit execution mode with a new instruction set, while retaining binary compatibility with previous versions of the ARM architecture through AArch32, a 32-bit execution mode. Most hardware implementations ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CF'17: Proceedings of the Computing Frontiers Conference

May 2017

450 pages

ISBN:9781450344876

DOI:10.1145/3075564

General Chair:
Roberto Giorgi
University of Siena, IT
,
Program Chairs:
Michela Becchi
North Carolina State University
,
Francesca Palumbo
University of Sassari, IT

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 May 2017

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

Conference

CF '17

Sponsor:

SIGMICRO

CF '17: Computing Frontiers Conference

May 15 - 17, 2017

Siena, Italy

Acceptance Rates

CF'17 Paper Acceptance Rate 43 of 87 submissions, 49%;

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Sponsor:
sigmicro

22nd ACM International Conference on Computing Frontiers

May 28 - 30, 2025

Cagliari , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

22
Total Citations
View Citations
722
Total Downloads

Downloads (Last 12 months)135
Downloads (Last 6 weeks)29

Reflects downloads up to 27 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang HLiu JMei CDong LSong T(2024)Construction of hydrological and hydrodynamic models based on ARM architecture processor – A case study of inner Harbor area of Macao PeninsulaJournal of Hydroinformatics10.2166/hydro.2024.24826:5(1014-1041)Online publication date: 12-Apr-2024
https://doi.org/10.2166/hydro.2024.248
Martínez Palau FTorrents MArmejach ACasas M(2024)Exploiting Vector Code Semantics for Efficient Data Cache PrefetchingProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656635(98-109)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656635
Blancafort MFerrer RHouzeaux GGarcia-Gasulla MMantovani F(2024)Exploiting long vectors with a CFD code: a co-design show case2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS)10.1109/IPDPS57955.2024.00047(453-464)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPS57955.2024.00047
Lee SKim YNam DKim J(2024)Gem5-AVX: Extension of the Gem5 Simulator to Support AVX Instruction SetsIEEE Access10.1109/ACCESS.2024.335929612(20767-20778)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3359296
Satya Murthy NCatthoor FVerhelst M(2024)Optimization of block-scaled integer GeMMs for efficient DNN deployment on scalable in-order vector processorsJournal of Systems Architecture10.1016/j.sysarc.2024.103236154(103236)Online publication date: Sep-2024
https://doi.org/10.1016/j.sysarc.2024.103236
Vizcaino PIeronymakis GDimou NPapaefstathiou VLabarta JMantovani F(2023)Short Reasons for Long Vectors in HPC CPUs: A Study Based on RISC-VProceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis10.1145/3624062.3624231(1543-1549)Online publication date: 12-Nov-2023
https://dl.acm.org/doi/10.1145/3624062.3624231
Le Fèvre VCasas MButt AMi NChard K(2023)Efficient Execution of SpGEMM on Long Vector ArchitecturesProceedings of the 32nd International Symposium on High-Performance Parallel and Distributed Computing10.1145/3588195.3593000(101-113)Online publication date: 7-Aug-2023
https://dl.acm.org/doi/10.1145/3588195.3593000
Lobet MMassimo FBeck ABouchard GPerez FVinci TGrech M(2022)Simple adaptations to speed-up the Particle-In-Cell code Smilei on the ARM-based Fujitsu A64FX processorInternational Conference on High Performance Computing in Asia-Pacific Region Workshops10.1145/3503470.3503475(40-48)Online publication date: 11-Jan-2022
https://dl.acm.org/doi/10.1145/3503470.3503475
Brank BPleiter D(2022)Assessing the State of Autovectorization Support based on SVE2022 IEEE International Conference on Cluster Computing (CLUSTER)10.1109/CLUSTER51413.2022.00073(556-562)Online publication date: Sep-2022
https://doi.org/10.1109/CLUSTER51413.2022.00073
Grant RHammond SLaros JLevenhagen MOlivier SPedretti KWard LYounge A(2022)Enabling power measurement and control on Astra: The first petascale Arm supercomputerConcurrency and Computation: Practice and Experience10.1002/cpe.730335:15Online publication date: 7-Sep-2022
https://doi.org/10.1002/cpe.7303
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents