Article

Free access

Software trace cache

Authors:

Alex Ramírez,

Josep-L. Larriba-Pey,

Carlos Navarro,

Josep Torrellas,

Mateo ValeroAuthors Info & Claims

ICS '99: Proceedings of the 13th international conference on Supercomputing

Pages 119 - 126

https://doi.org/10.1145/305138.305178

Published: 01 May 1999 Publication History

PDF eReader

References

[1]

W. Y. Chert, P. P. Chung, T. M. Conte, and W.-M. Hwu. The effect of code expanding optimizations on instruction cache design. IEEE Transaction8 on Computers, 42(9):1045-1057, Sept. 1993.

Digital Library

Google Scholar

[2]

T. Conte, K. Menezes, P. Mills, and B. Patell. Optimization of instruction fetch mechanism for high issue rates. Proceedings of the 22th Annual intl. Symposium on Computer Architecture, pages 333-344, June 1995.

Digital Library

Google Scholar

[3]

J. A. Fisher. Trace scheduling: A technique for global microcode compaction, iEEE 2~ansactions on Computers, 30(7):478-490, July 1981.

Digital Library

Google Scholar

[4]

D. H. Friendly, S. J. Patel, and Y. N. Patt. Alternative fetch and issue techniques from the trace cache mechanism. Proceedings of the 30th Anual A CM/IEEE intl. Symposium on Microarchitecture, Dec. 1997.

Digital Library

Google Scholar

[5]

N. Gloy, T. Blackwell, M. D. Smith, and B. Calder. Procedure placement using temporal ordering information. Proceedings of the 30th Anual A CM/IEEE Intl. Symposium on Microarchitecture, pages 303-313, Dec. 1997.

Digital Library

Google Scholar

[6]

A. H. Hashemi, D. R. Kaeli, and B. Calder. Efficient procedure mapping using cache line coloring. Proc. A CM SIGPLAN'97 Conf. on Programming Languaje Design and implementation, pages 171-182, june 1997.

Digital Library

Google Scholar

[7]

W.-M. Hwu and P. P. Chang. Achieving high instruction cache performance with an optimizing compiler. Proceedings of the 16th Annual Intl. Symposium on Computer Architecture, pages 242-251, June 1989.

Digital Library

Google Scholar

[8]

J. Kalaxn~itianos and D. R. Kaeli. Temporal-based procedure reordering for improved instruction cache performance. Proceedings of the .~th Intl. Conference on High Performance Computer Architecture, Feb. 1998.

Digital Library

Google Scholar

[9]

S. J. PateI, M. Evers, and Y. N. Patt. Improving trace cache effectiveness with branch promotion and trace packing. Proceedings of the ~5th Annual Intl. Symposium on Computer Architecture, pages 262-271, June 1998.

Digital Library

Google Scholar

[10]

K. Pettis and R. C. Hansen. Profile guided code positioning. Proc. A CM SiGPLAN'99 Conf. on Programming Languaje Design and Implementation, pages 16- 27, June 1990.

Digital Library

Google Scholar

[11]

A. Ramlrez, J. L. Laxriba-Pey, C. Navarro, X. Serrano, J. Torrellas, and M. Valero. Code reordering of decision support systems for optimized instruction fetch. Technical Report UPC-DAC-1998-56, Universitat Politecnica de Catalunya, Dec. 1998.

Google Scholar

[12]

E. Rottenberg, S. Benett, and J. E. Smith. Trace cache: a low latency aprroach to high bandwith instruction fetching. Proceedings of the 29th Anual A CM/IEEE Intl. Symposium on Microarchitecture, pages 24-34, Dec. 1996.

Digital Library

Google Scholar

[13]

J. Torrellas, C. Xia, and R. Daigle. Optimizing instruction cache performance for operating system intensive workloads. Proceedit, gs of the 18t Intl. Conferer~ce on High Performance Computer Architecture, pages 360- 369, Jan. 1995.

Digital Library

Google Scholar

[14]

T. Y. Yeh, D. T. Maxr, and Y. N. Part. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. 7th Intl. Conference on $upercomputing, pages 67-76, July 1993.

Digital Library

Google Scholar

Cited By

View all

Wu OMao XHu W(2017)Iteratively Divide-and-Conquer Learning for Nonlinear Classification and RankingACM Transactions on Intelligent Systems and Technology10.1145/31228029:2(1-26)Online publication date: 23-Oct-2017
https://dl.acm.org/doi/10.1145/3122802
Avrachenkov KRibeiro BSreedharan J(2016)Inference in OSNs via Lightweight Partial CrawlsACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147744:1(165-177)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901477
Liu J(2016)Achieving Low-Delay and Fast-Convergence in Stochastic Network OptimizationACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147444:1(221-234)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901474
Show More Cited By

Index Terms

Recommendations

Trace cache: a low latency approach to high bandwidth instruction fetching
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture

As the issue width of superscalar processors is increased, instruction fetch bandwidth requirements will also increase. It will become necessary to fetch multiple basic blocks per cycle. Conventional instruction caches hinder this effort because long ...
Data trace cache: an application specific cache architecture
Special issue: MEDEA'05

Benefits of advances in processor technology have long been held hostage to the widening processor-memory gap. Off-chip memory access latency is one of the most critical parameters limiting system performance. Caches have been used as a way of ...
Data trace cache: an application specific cache architecture
MEDEA '05: Proceedings of the 2005 workshop on MEmory performance: DEaling with Applications , systems and architecture

Benefits of advances in processor technology have long been held hostage to the widening processor-memory gap. Off-chip memory access latency is one of the most critical parameters limiting system performance. Caches have been used as a way of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICS '99: Proceedings of the 13th international conference on Supercomputing

June 1999

509 pages

ISBN:158113164X

DOI:10.1145/305138

Chairmen:
Theodore Papatheodorou
Univ. of Patras, Patras, Greece
,
Mateo Valero
Univ. Politècnica de Catalunya, Barcelona, Spain
,
Constantine D. Polychronopoulos
Univ. of Illinois
,
Yoichi Muraoka
Waseda Univ.
,
Jesus Labarta
Univ. Politècnica de Catalunya, Barcelona, Spain

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICS99

Sponsor:

SIGARCH

ICS99: The 13th ACM International Conference on Supercomputing

June 20 - 25, 1999

Rhodes, Greece

Acceptance Rates

ICS '99 Paper Acceptance Rate 57 of 180 submissions, 32%;

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

56
Total Citations
View Citations
649
Total Downloads

Downloads (Last 12 months)85
Downloads (Last 6 weeks)15

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wu OMao XHu W(2017)Iteratively Divide-and-Conquer Learning for Nonlinear Classification and RankingACM Transactions on Intelligent Systems and Technology10.1145/31228029:2(1-26)Online publication date: 23-Oct-2017
https://dl.acm.org/doi/10.1145/3122802
Avrachenkov KRibeiro BSreedharan J(2016)Inference in OSNs via Lightweight Partial CrawlsACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147744:1(165-177)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901477
Liu J(2016)Achieving Low-Delay and Fast-Convergence in Stochastic Network OptimizationACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147444:1(221-234)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901474
Puzhavakath Narayanan SNam YSivakumar AChandrasekaran BMaggs BRao S(2016)Reducing Latency Through Page-aware Management of Web Objects by Content Delivery NetworksACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147244:1(89-100)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901472
Fanti GKairouz POh SRamchandran KViswanath P(2016)Rumor Source Obfuscation on Irregular TreesACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147144:1(153-164)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901471
Zeng YChaintreau ATowsley DXia C(2016)A Necessary and Sufficient Condition for Throughput Scalability of Fork and Join Networks with BlockingACM SIGMETRICS Performance Evaluation Review10.1145/2964791.290147044:1(25-36)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2964791.2901470
Shi YBlackham BHeiser G(2013)Code optimizations using formally verified propertiesACM SIGPLAN Notices10.1145/2544173.250951348:10(427-442)Online publication date: 29-Oct-2013
https://dl.acm.org/doi/10.1145/2544173.2509513
Shi YBlackham BHeiser GHosking AEugster PLopes C(2013)Code optimizations using formally verified propertiesProceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications10.1145/2509136.2509513(427-442)Online publication date: 29-Oct-2013
https://dl.acm.org/doi/10.1145/2509136.2509513
Fredericks ERamirez ACheng B(2013)Validating Code-Level Behavior of Dynamic Adaptive Systems in the Face of UncertaintyProceedings of the 5th International Symposium on Search Based Software Engineering - Volume 808410.1007/978-3-642-39742-4_8(81-95)Online publication date: 24-Aug-2013
https://dl.acm.org/doi/10.1007/978-3-642-39742-4_8
Majumdar DBhattacharya S(2012)Interoperability of constrained finite state automataACM SIGSOFT Software Engineering Notes10.1145/2108144.210815537:2(1-8)Online publication date: 3-Apr-2012
https://dl.acm.org/doi/10.1145/2108144.2108155
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Trace cache: a low latency approach to high bandwidth instruction fetching

Data trace cache: an application specific cache architecture

Data trace cache: an application specific cache architecture