article

Free access

The SGI Origin: a ccNUMA highly scalable server

Authors:

James Laudon,

Daniel LenoskiAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 25, Issue 2

Pages 241 - 251

https://doi.org/10.1145/384286.264206

Published: 01 May 1997 Publication History

PDF eReader

Abstract

The SGI Origin 2000 is a cache-coherent non-uniform memory access (ccNUMA) multiprocessor designed and manufactured by Silicon Graphics, Inc. The Origin system was designed from the ground up as a multiprocessor capable of scaling to both small and large processor counts without any bandwidth, latency, or cost cliffs. The Origin system consists of up to 512 nodes interconnected by a scalable Craylink network. Each node consists of one or two R10000 processors, up to 4 GB of coherent memory, and a connection to a portion of the XIO IO subsystem. This paper discusses the motivation for building the Origin 2000 and then describes its architecture and implementation. In addition, performance results are presented for the NAS Parallel Benchmarks V2.2 and the SPLASH2 applications. Finally, the Origin system is compared to other contemporary commercial ccNUMA systems.

References

[1]

Anant Agarwal, Ricardo Bianchini, David Chaiken, Kirk L. Johnson, David Kranz, John Kubiatowicz, Beng-Hong Lira, Kenneth Mackenzie, and Donald Yeung. The MIT Alewife machine: Architecture and Performance. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 2-13, June 1995.

Digital Library

Google Scholar

[2]

Tony Brewer and Greg Astfalk. The evolution of the HP/Convex Exemplar. In Proceedings of COMPCON Spring '97: Forty-Second IEEE Computer Society International Conference, pages 81-86, February 1997.

Digital Library

Google Scholar

[3]

Asgeir Th. Eiriksson and Ken L. McMillan, Using formal verification/analysis methods on the critical path in system design: A case study. In Proceedings of Computer Aided Verification Conference, Liege Belgium, LNCS 939, Springer Verlag, 1995.

Digital Library

Google Scholar

[4]

Mike Galles. Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI SPIDER chip. In Hot Interconnects '96.

Google Scholar

[5]

Mark Heinrich, Jeffrey Kuskin, David Ofelt, John Heinlein, Joel Baxter, Jaswinder Pal Singh, Richard Simoni, Kourosh Gharachorloo, David Nakahira, Mark Horowitz, Anoop Gupta, Mendel Rosenblum, and John Hennessy. The performance impact of flexibility in the Stanford FLASH multipocessor. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 274-285, October 1994.

Digital Library

Google Scholar

[6]

Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. In Proceedings of the 17th Annual International Symposium on ComputerArchitecture, pages 148-159, May 1990.

Digital Library

Google Scholar

[7]

Daniel Lenoski, James Laudon, Truman Joe, David Nakahira, Luis Stevens, Anoop Gupta, and John Hennessy. The DASH prototype: Logic overhead and performance. IEEE Transactions on Parallel and Distributed Systems, 4(I):41-61, January 1993.

Digital Library

Google Scholar

[8]

Tom Lovett and Russell Clapp, STING: A CC-NUMA computer system for the commercial marketplace. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pages 308-317, May 1996.

Digital Library

Google Scholar

[9]

Steven K. Reinhardt, James R. Larus, and David A. Wood. Tempest and Typhoon: User-level shared memory. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 325-336, April 1994.

Digital Library

Google Scholar

[10]

Mendel Rosenblum, John Chapin, Dan Teodosiu, Scott Devine, Tirthankar Lahiri, and Anoop Gupta. Implementing efficient fault containment for multiprocessors. Communications ofthe ACM, 39(3):52-61, September, 1996.

Digital Library

Google Scholar

[11]

Ben Verghese, Scott Devine, Anoop Gupta, and Mendel Rosenblum. Operating system support for improving data locality on CC-NUMA compute servers. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 279- 289, October 1996.

Digital Library

Google Scholar

[12]

Wolf-Dietrich Weber, Scalable Directories for Cache-Coherent Shared-Memory Multiprocessors. Ph.D.thesis, Stanford University, Stanford, California, January 1993.

Google Scholar

[13]

Steve Whitney, John McCalpin, Nawaf Bitar, John L. Richardson, and Luis Stevens. The SGI Origin software environment and application performance. In Proceedings of COMPCON Spring '97: Forty-Second IEEE Computer Society International Conference, pages 165-170, February 1997.

Digital Library

Google Scholar

[14]

Kenneth Yeager, The MIPS R I0000 Superscalar Microprocessor, IEEE Micro, 16(2):28-40, April, 1996.

Digital Library

Google Scholar

Cited By

View all

Immanuel PGreeni A(2024)Optimal embedding of hypercube into exchanged hypercube and optical multi-mesh hypercubeInternational Journal of Parallel, Emergent and Distributed Systems10.1080/17445760.2024.2417871(1-17)Online publication date: 23-Oct-2024
https://doi.org/10.1080/17445760.2024.2417871
Zaourar LBenazouz MMouhagir AFalquez CPortero AHo NSuarez EPetrakis PMarazakis MSgherzi FFernandez IDolbeau RPleiter D(2024)Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPCArchitecture of Computing Systems10.1007/978-3-031-66146-4_17(251-265)Online publication date: 13-May-2024
https://dl.acm.org/doi/10.1007/978-3-031-66146-4_17
Amaro EWang SPanda AAguilera M(2023)Logical Memory PoolsProceedings of the 22nd ACM Workshop on Hot Topics in Networks10.1145/3626111.3628201(25-32)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1145/3626111.3628201
Show More Cited By

Recommendations

The SGI Origin: a ccNUMA highly scalable server
ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture

The SGI Origin 2000 is a cache-coherent non-uniform memory access (ccNUMA) multiprocessor designed and manufactured by Silicon Graphics, Inc. The Origin system was designed from the ground up as a multiprocessor capable of scaling to both small and ...
A comparison of automatic parallelization tools/compilers on the SGI origin 2000
SC '98: Proceedings of the 1998 ACM/IEEE conference on Supercomputing

Porting applications to new high performance parallel and distributed computing platforms is a challenging task. Since writing parallel code by hand is time consuming and costly, porting codes would ideally be automated by using some parallelization ...
The performance and scalability of SHMEM and MPI-2 one-sided routines on a SGI Origin 2000 and a Cray T3E-600: Performances

This paper compares the performance and scalability of SHMEM and MPI-2 one-sided routines on different communication patterns for a SGI Origin 2000 and a Cray T3E-600. The communication tests were chosen to represent commonly used communication patterns ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 25, Issue 2

Special Issue: Proceedings of the 24th annual international symposium on Computer architecture (ISCA '97)

May 1997

349 pages

ISSN:0163-5964

DOI:10.1145/384286

Editors:
Andrew R. Pleszkun
Univ. of Colorado-Boulder, CO
,
Trevor Mudge
Univ. of Michigan

Issue’s Table of Contents

ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture
June 1997
350 pages
ISBN:0897919017
DOI:10.1145/264107
Chairmen:
Andrew R. Pleszkun
Univ. of Colorado-Boulder, CO
,
Trevor Mudge
Univ. of Michigan

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1997

Published in SIGARCH Volume 25, Issue 2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

506
Total Citations
View Citations
2,681
Total Downloads

Downloads (Last 12 months)287
Downloads (Last 6 weeks)30

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Immanuel PGreeni A(2024)Optimal embedding of hypercube into exchanged hypercube and optical multi-mesh hypercubeInternational Journal of Parallel, Emergent and Distributed Systems10.1080/17445760.2024.2417871(1-17)Online publication date: 23-Oct-2024
https://doi.org/10.1080/17445760.2024.2417871
Zaourar LBenazouz MMouhagir AFalquez CPortero AHo NSuarez EPetrakis PMarazakis MSgherzi FFernandez IDolbeau RPleiter D(2024)Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPCArchitecture of Computing Systems10.1007/978-3-031-66146-4_17(251-265)Online publication date: 13-May-2024
https://dl.acm.org/doi/10.1007/978-3-031-66146-4_17
Amaro EWang SPanda AAguilera M(2023)Logical Memory PoolsProceedings of the 22nd ACM Workshop on Hot Topics in Networks10.1145/3626111.3628201(25-32)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1145/3626111.3628201
Sorin DHill MWood DSorin DHill MWood D(2022)Directory Coherence ProtocolsA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01733-9_8(139-176)Online publication date: 18-Oct-2022
https://doi.org/10.1007/978-3-031-01733-9_8
Larus JRajwar RLarus JRajwar R(2022)Hardware-Supported Transactional MemoryTransactional Memory10.1007/978-3-031-01719-3_4(131-205)Online publication date: 17-Oct-2022
https://doi.org/10.1007/978-3-031-01719-3_4
Shamsutdinov AKhalilov MIsmagilov TPiryugin ABiryukov SStegailov VTimofeev A(2021)Performance of Supercomputers Based on Angara Interconnect and Novel AMD CPUs/GPUsMathematical Modeling and Supercomputer Technologies10.1007/978-3-030-78759-2_33(401-416)Online publication date: 24-Jun-2021
https://doi.org/10.1007/978-3-030-78759-2_33
ADHI BKASHIMATA TTAKAHASHI KKIMURA KKASAHARA H(2020)Compiler Software Coherent Control for Embedded High Performance MulticoreIEICE Transactions on Electronics10.1587/transele.2019LHP0008E103.C:3(85-97)Online publication date: 1-Mar-2020
https://doi.org/10.1587/transele.2019LHP0008
Ioannou AGeorgopoulos KMalakonakis PPnevmatikatos DPapaefstathiou VPapaefstathiou IMavroidis I(2020)UNILOGICACM Transactions on Reconfigurable Technology and Systems10.1145/340911513:4(1-32)Online publication date: 9-Sep-2020
https://dl.acm.org/doi/10.1145/3409115
Dimić VMoretó MCasas MCiesko JValero MAyguadé EHwu WBadia RHofstee H(2020)RICHProceedings of the 34th ACM International Conference on Supercomputing10.1145/3392717.3392736(1-13)Online publication date: 29-Jun-2020
https://dl.acm.org/doi/10.1145/3392717.3392736
Kavuri S(2019)Automation in Distributed Shared Memory Testing for Multi-Processor SystemsInternational Journal of Scientific Research in Science, Engineering and Technology10.32628/IJSRSET12411594(508-521)Online publication date: 1-May-2019
https://doi.org/10.32628/IJSRSET12411594
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

The SGI Origin: a ccNUMA highly scalable server

A comparison of automatic parallelization tools/compilers on the SGI origin 2000

The performance and scalability of SHMEM and MPI-2 one-sided routines on a SGI Origin 2000 and a Cray T3E-600: Performances