Hierarchical power supply noise evaluation for early power grid design prediction
Pages 183 - 188
Abstract
As device densities and clock frequencies continue to increase in ultra deep-submicron (UDSM) circuits, several aftereffects are becoming predominant and causing performances and reliability problems. Among the more relevant effects in high performance circuits is Power Supply Noise, considered both in the two aspects: Simultaneous Switching Noise and Voltage Drop. These phenomena have as consequences errors or delays on gates connected to noisy references, crosstalk against neighbour quiet lines, substrate noise injection, electromigration, and electromagnetic interference toward neighbour circuits: power grid verification is then becoming a basic step in deep-submicron design.
It is no more feasible, as in the past, to face at the end of the design phase power supply noise analysis and solution, because it is too expensive from the time-to-market point of view. For this reason accurate but fast methodologies are explored for power supply noise analysis, and the trend is to insert them in early design stages.
In this paper we introduce an algorithm, based on an ad-hoc cell library characterization and on an accurate circuit switching activity evaluation, to analyze Power Supply Noise using a hierarchical Power Grid model and to define power busses design parameters with extremely high accuracy and good performances. The focus of the paper is on the algorithm adopted to evaluate power supply noise using hierarchical power grid description and current activity informations. It has been thought in the same time as a pure analysis procedure, or as a power grid design flow, or as a starting point for a future noise driven placement algorithm.
References
[1]
M. design systems. White paper on signal integrity. Monterey, CA, USA, 2000.
[2]
W. Dougherty and D. Thomas. Unifying behavioural synthesis and phisical design. In Proc. of DAC, Design Automation Conference, Loas Angeles, CA, USA, 2000, pp. 756-761.
[3]
G.Bai, S. Bobba, and I. Hajj. Simulation and optimization of the power distribution network on vlsi circuits. In Proc. of ICCAD00, San Jose, CA, USA, 2000.
[4]
A. D. Geus. Physical synthesis next frontier for logic design. EE Times, 2000.
[5]
M. Graziano. Analysis and optimization of CMOS circuits for high speed and low noise. Ph.d. thesis dissertation, Politecnico di Torino, Italy, 2000.
[6]
M. Graziano, M. Delaurenti, G. Masera, G. Piccinini, and M. Zamboni. Power supply design parameters prediction for high performance ic design ows. In SLIP 2000, System Level Interconnect Prediction, San Diego, CA, USA, 2000.
[7]
M. Graziano, M. Delaurenti, G. Masera, G. Piccinini, and M. Zamboni. Power supply design parameters for switching-noise control in deep-submicron circuits design ows. Accepted for publication: ALOG Kluwer A. P., 2001.
[8]
Y. Jiang and K.T.Cheng. Analysis and performance impact caused by power supply noise in deep submicron devices. In Proc. of DAC99, SanFrancisco, CA, USA, 1999.
[9]
S. Nassif and J. Kozhaya. Fast power grid simulation. In Proc. of DAC00, Loas Angeles, CA, USA, 2000.
[10]
H. S., K. Gala, and S. S. Sapatnekar. Fast analysis and optimization of power/ground networks. In Proc. of IC- CAD00, San Jose, CA, USA, 2000.
[11]
R. Saleh, M. Benoit, and P. McCrorie. Power distribution planning. In White paper, DSM leraning center, Simplex Solutions, 1999.
[12]
R. Sarma and A. Rajagopal. Deep-submicron systemon-a-chip designs: power grid verification is becoming an imperative in deep-submicron design. ISD Magazine, 2000.
[13]
D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron ii: a global wiring paradigm. In Proc. of ISPD99, International Symposium on physical design, Monterey, CA, USA, 1999, pp. 193-200.
[14]
S. Zhao, K. Roy, and C. Koh. Frequency domain analysis of switching noise on power supply network. In Proc. of ICCAD00, San Jose, CA, USA, 2000.
Index Terms
- Hierarchical power supply noise evaluation for early power grid design prediction
Recommendations
Statistical power supply dynamic noise prediction in hierarchical power grid and package networks
One of the most crucial high performance systems-on-chip design challenge is to front their power supply noise sufferance due to high frequencies, huge number of functional blocks and technology scaling down. Marking a difference from traditional post ...
Scaling trends of on-chip power distribution noise
The design of power distribution networks in high-performance integrated circuits has become significantly more challenging with recent advances in process technologies. As on-chip currents exceed tens of amperes and circuit clock periods are reduced ...
Power supply current detectability of SRAM defects
ATS '95: Proceedings of the 4th Asian Test SymposiumWe investigate correlations between SRAM cell defects and power supply current including I/sub DDQ/ (peak value of quiescent power supply current) and i/sub DDT/ (transient power supply current). Our results show that the power supply current can be ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
March 2001
178 pages
Copyright © 2001 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 March 2001
Check for updates
Qualifiers
- Article
Conference
SLIP01
Sponsor:
SLIP01: The 3rd ACM/SIGDA International Workshop on System Level Interconnect Prediction
March 31 - April 1, 2001
California, Sonoma, USA
Acceptance Rates
Overall Acceptance Rate 6 of 8 submissions, 75%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 210Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in