Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU
Pages 1566 - 1574
Abstract
The Sophon SG2042 is the world’s first commodity 64-core RISC-V CPU for high performance workloads and an important question is whether the SG2042 has the potential to encourage the HPC community to embrace RISC-V.
In this paper we undertaking a performance exploration of the SG2042 against existing RISC-V hardware and high performance x86 CPUs in use by modern supercomputers. Leveraging the RAJAPerf benchmarking suite, we discover that on average, the SG2042 delivers, per core, between five and ten times the performance compared to the nearest widely available RISC-V hardware. We found that, on average, the x86 high performance CPUs under test outperform the SG2042 by between four and eight times for multi-threaded workloads, although some individual kernels do perform faster on the SG2042. The result of this work is a performance study that not only contrasts this new RISC-V CPU against existing technologies, but furthermore shares performance best practice.
Supplemental Material
MP4 File
Recording of "Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU" presentation at the Workshop on RISC-V for HPC.
- Download
- 117.59 MB
References
[1]
David A Beckingsale, Jason Burmark, Rich Hornung, Holger Jones, William Killian, Adam J Kunen, Olga Pearce, Peter Robinson, Brian S Ryujin, and Thomas RW Scogland. 2019. RAJA: Portable performance for large-scale scientific applications. In 2019 ieee/acm international workshop on performance, portability and productivity in hpc (p3hpc). IEEE, 71–81.
[2]
eProcessor project 2023. eProcessor: an open source full stack ecosystem. Retrieved Aug 16, 2023 from https://eprocessor.eu/
[3]
Esperanto Technologies 2023. Esperanto: Outstanding solutions for Generative AI and HPC. Retrieved Aug 16, 2023 from https://www.esperanto.ai/
[4]
Jing Ge Feng, Ye Ping He, and Qiu Ming Tao. 2021. Evaluation of compilers’ capability of automatic vectorization based on source code analysis. Scientific Programming 2021 (2021), 1–15.
[5]
Vladimir Herdt, Daniel Große, Pascal Pieper, and Rolf Drechsler. 2020. RISC-V based virtual prototype: An extensible and configurable platform for the system-level. Journal of Systems Architecture 109 (2020), 101756.
[6]
Richard D Hornung and Holger E Hones. 2017. Raja performance suite. Technical Report. Lawrence Livermore National Lab.(LLNL), Livermore, CA (United States).
[7]
Ricardo Jesus. [n. d.]. Check for A Study on the Performance Implications of AArch64 Atomics Ricardo Jesus () and Michèle Weiland EPCC, The University of Edinburgh, Edinburgh, UK. In High Performance Computing: 38th International Conference, ISC High Performance 2023, Hamburg, Germany, May 21–25, 2023, Proceedings. Springer Nature, 279.
[8]
Ricardo Jesus and Michèle Weiland. 2022. ChapelPerf: A Performance Suite for Chapel. In The Annual Chapel Implementers and Users Workshop.
[9]
Tiago Trevisan Jost, Yves Durand, Christian Fabre, Albert Cohen, and Frédéric Pérrot. 2021. Seamless compiler integration of variable precision floating-point arithmetic. In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 65–76.
[10]
Joseph KL Lee, Maurice Jamieson, and Nick Brown. 2023. Backporting risc-v vector assembly. arXiv preprint arXiv:2304.10324 (2023).
[11]
Joseph KL Lee, Maurice Jamieson, Nick Brown, and Ricardo Jesus. 2023. Test-driving RISC-V Vector hardware for HPC. arXiv preprint arXiv:2304.10319 (2023).
[12]
Filippo Mantovani, Pablo Vizcaino, Fabio Banchelli, Marta Garcia-Gasulla, Roger Ferrer, Giorgos Ieronymakis, Nikos Dimou, Vassilis Papaefstathiou, and Jesus Labarta. 2023. Software Development Vehicles to enable extended and early co-design: a RISC-V and HPC case of study. arXiv preprint arXiv:2306.01797 (2023).
[13]
Open chip community 2023. Open XuanTie C906. Retrieved Aug 16, 2023 from https://xrvm.com/cpu-details?id=4056751997003636736
[14]
Boria Perez, Alexander Fell, and John D Davis. 2021. Coyote: An open source simulation tool to enable RISC-V in HPC. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 130–135.
[15]
rvv-next 2023. GNU compiler collection. Retrieved Aug 16, 2023 from https://github.com/riscv-collab/riscv-gnu-toolchain/tree/rvv-next
[16]
StarFive 2023. SoC Platform. Retrieved Aug 16, 2023 from https://www.starfivetech.com/en/site/soc
Index Terms
- Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU
Recommendations
Short Reasons for Long Vectors in HPC CPUs: A Study Based on RISC-V
SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and AnalysisFor years, SIMD/vector units have enhanced the capabilities of modern CPUs in High-Performance Computing (HPC) and mobile technology. Typical commercially-available SIMD units process up to 8 double-precision elements with one instruction. The optimal ...
The HP PA-8000 RISC CPU
The PA-8000 RISC CPU is the first implementation of a new generation of microprocessors from Hewlett-Packard Company. The processor was designed for high-end systems and to support the new 64-bit PA-RISC 2.0 architecture. The aggressive four-way ...
Enabling OpenCL and SYCL for RISC-V processors
IWOCL '21: Proceedings of the 9th International Workshop on OpenCLRISC-V is a non-profit, member managed organization and is gaining momentum in the processor space, with more than 900 members. One of the goals of the organization is to build an open software platform, providing software developers an easy way to ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
November 2023
2180 pages
ISBN:9798400707858
DOI:10.1145/3624062
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 12 November 2023
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- EPSRC
- Science and Technologies Facility Council
Conference
SC-W 2023
SC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis
November 12 - 17, 2023
CO, Denver, USA
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 150Total Downloads
- Downloads (Last 12 months)150
- Downloads (Last 6 weeks)22
Reflects downloads up to 27 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format