Article

Free access

Information theoretic measures of energy consumption at register transfer level

Authors:

Diana Marculescu,

Radu Marculescu,

Massoud PedramAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 81 - 86

https://doi.org/10.1145/224081.224096

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

M.Pedram, J.Rabaey 'Tutorial on low power design techniques', Design Automation Conference, June 1994.

Google Scholar

[2]

F.N. Najm, R. Burch, E Yang, and I. Hajj, 'Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits', in IEEE Trans. on CAD, vol. CAD-9, April 1990.

Google Scholar

[3]

C.-Y. Tsui, M. Pedram, and A. M. Despain, 'Efficient Estimation of Dynamic Power Dissipation with an Application', in Proc. 1993 Intl. Conference on Computer Aided Design.

Digital Library

Google Scholar

[4]

E Schneider, U. Schlichtmann, and K. Antreich, 'A New Power Estimation Technique with Application to Decomposition of Boolean Functions for Low Power', in Proc. 1994 European Design Automation Conference.

Digital Library

Google Scholar

[5]

R. Marculescu, D. Marculescu, and M. Pedram, 'Switching Activity Analysis Considering Spatiotemporal Correlations', in Proc. 1994 Intl. Conference on Computer Aided Design.

Digital Library

Google Scholar

[6]

A. Chandrakasan, et. al, 'HYPER-LP: A System for Power Minimization Using Architectural Transformation', in Proc. 1992 Intl. Conference on Computer Aided Design.

Digital Library

Google Scholar

[7]

R. Mehra, J. Rabaey, 'High Level Estimation and Exploration', in Proc. 1994 Intl. Workshop on Low Power Design.

Google Scholar

[8]

E Landman, J. Rabaey, 'Black-Box Capacitance Models for Architectural Power Analysis', in Proc. 1994 Intl. Workshop on Low Power Design.

Google Scholar

[9]

L. Brillouin, 'Science and Information Theory', Academic Press, New York, 1962.

Google Scholar

[10]

L. Hellerman, 'A Measure of Computational Work', in IEEE Trans. on Computers, vol. C-21, No.5, 1972.

Google Scholar

[11]

R.W. Cook, M.J. Flynn, 'Logical Network Cost and Entropy', in IEEE Trans. on Computers, vol. C-22, No. 9, 1973.

Google Scholar

[12]

K.-T. Cheng, V. Agrawal, 'An Entropy Measure for the Complexity of Multi-Output Boolean Functions', in Proc. 1990 Design Automation Conference, 1990.

Digital Library

Google Scholar

[13]

V. Agrawal, 'An Information Theoretic Approach to Digital Fault Testing', in IEEE Trans. on Computers, Aug. 1980.

Google Scholar

[14]

K. Thearling, J. Abraham, 'An Easily Computed Functional Level Testability Measure', in Proc. 1989 Intl. Test Conference.

Google Scholar

[15]

A. Papoulis, 'Probability, Random Variables, and Stochastic Processes', McGraw-Hill Co., 1984.

Google Scholar

[16]

R. Marculescu, 'A Probabilistic Approach for Power Estimation Under Pseudorandom Input Sequences', Class Project, Fall 1993, Univ. of Southern California.

Google Scholar

[17]

O. Onicescu, 'Theorie de l'information. Energie informationelle', Paris, C.R. Acad.Sci., Tome 263, 1966

Google Scholar

[18]

O. Onicescu, V. Stefanescu, 'Elements of Informational Statistics with Applications', in Romanian, Bucharest 1979

Google Scholar

[19]

EG. Paulin, et. al, 'HAL: A Multiparadigm Approach to Automated Data-Path Synthesis', in Proc. 1986 Design Automation Conference, 1986

Digital Library

Google Scholar

Cited By

View all

Schaarschmidt MUelschen MPulvermüller E(2022)Hunting Energy Bugs in Embedded Systems: A Software-Model-In-The-Loop ApproachElectronics10.3390/electronics1113193711:13(1937)Online publication date: 21-Jun-2022
https://doi.org/10.3390/electronics11131937
Purdy RDuvalsaint DBlanton R(2022)Secuirty Metrics for Logic Circuits2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)10.1109/HOST54066.2022.9840239(53-56)Online publication date: 27-Jun-2022
https://doi.org/10.1109/HOST54066.2022.9840239
Sakellariou PPaliouras V(2016)Application-Specific Low-Power MultipliersIEEE Transactions on Computers10.1109/TC.2016.251601665:10(2973-2985)Online publication date: 1-Oct-2016
https://doi.org/10.1109/TC.2016.2516016
Show More Cited By

Index Terms

Information theoretic measures of energy consumption at register transfer level
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
  2. Hardware test

Recommendations

Efficient global register allocation for minimizing energy consumption

Data referencing during program execution can be a significant source of energy consumption especially for data-intensive programs. In this paper, we propose an approach to minimize such energy consumption by allocating data to proper registers and ...
Energy-Aware Register Allocation for VLIW Processors
Abstract
The efficiency of VLIW processors can be improved by reducing the energy consumption associated with accessing the register-file. This paper presents an energy-aware register allocation approach to reduce the dynamic energy consumption of a ...
An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors
LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems

Energy consumption of software is becoming an increasingly important issue in designing mobile embedded systems where batteries are used as the main power source. As a consequence, recently, a number of promising techniques have been proposed to ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

66
Total Citations
View Citations
474
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)4

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Schaarschmidt MUelschen MPulvermüller E(2022)Hunting Energy Bugs in Embedded Systems: A Software-Model-In-The-Loop ApproachElectronics10.3390/electronics1113193711:13(1937)Online publication date: 21-Jun-2022
https://doi.org/10.3390/electronics11131937
Purdy RDuvalsaint DBlanton R(2022)Secuirty Metrics for Logic Circuits2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)10.1109/HOST54066.2022.9840239(53-56)Online publication date: 27-Jun-2022
https://doi.org/10.1109/HOST54066.2022.9840239
Sakellariou PPaliouras V(2016)Application-Specific Low-Power MultipliersIEEE Transactions on Computers10.1109/TC.2016.251601665:10(2973-2985)Online publication date: 1-Oct-2016
https://doi.org/10.1109/TC.2016.2516016
Bhargav SKolb ACho Y(2016)Accelerating physical level sub-component power simulation by online power partitioning2016 17th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED.2016.7479204(221-226)Online publication date: Mar-2016
https://doi.org/10.1109/ISQED.2016.7479204
Zih-Ci Huang Chen CTsay R(2015)AROMA: A highly accurate microcomponent-based approach for embedded processor power analysisThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7059102(761-766)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7059102
Ghohroud NNavabi Z(2014)Back-annotation of gate-level power properties into system level descriptions2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)10.1109/NEWCAS.2014.6934027(237-240)Online publication date: Jun-2014
https://doi.org/10.1109/NEWCAS.2014.6934027
Ibrahim MRupp MFahmy H(2011)A precise high-level power consumption model for embedded systems softwareEURASIP Journal on Embedded Systems10.1155/2011/4808052011(1-14)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.1155/2011/480805
Gusmão AMiguel Silveira LMonteiro J(2011)Power Macro-Modeling Using an Iterative LS-SVM MethodVLSI-SoC: Technologies for Systems Integration10.1007/978-3-642-23120-9_7(118-134)Online publication date: 2011
https://doi.org/10.1007/978-3-642-23120-9_7
Helms DNebel WPiguet C(2009)High-Level Power Estimation and AnalysisLow-Power CMOS Circuits10.1201/9781420036503.ch18(1-25)Online publication date: 9-Nov-2009
https://doi.org/10.1201/9781420036503.ch18
Gusmao ASilveira LMonteiro J(2009)Power macro-modelling using an iterative LS-SVM method2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSISOC.2009.6041324(17-22)Online publication date: Oct-2009
https://doi.org/10.1109/VLSISOC.2009.6041324
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Efficient global register allocation for minimizing energy consumption

Energy-Aware Register Allocation for VLIW Processors

An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors