research-article

Synchronization for hybrid MPSoC full-system simulation

Authors:

Luis Gabriel Murillo,

Sergey Yakoushkin,

Rainer Leupers,

Gerd AscheidAuthors Info & Claims

DAC '12: Proceedings of the 49th Annual Design Automation Conference

Pages 121 - 126

https://doi.org/10.1145/2228360.2228383

Published: 03 June 2012 Publication History

Abstract

Full-system simulators are essential to enable early software development and increase the MPSoC programming productivity, however, their speed is limited by the speed of processor models. Although hybrid processor simulators provide native execution speed and target architecture visibility, their use for modern multi-core OSs and parallel software is restricted due to dynamic temporal and state decoupling side effects. This work analyzes the decoupling effects caused by hybridization and presents a novel synchronization technique which enables full-system hybrid simulation for modern MPSoC software. Experimental results show speed-ups from 2x to 45x over instruction-accurate simulation while still attaining functional correctness.

References

[1]

Open Virtual Platforms. http://www.ovpworld.org.

[2]

Qemu. http://www.qemu.org.

[3]

Synopsys Virtualizer. http://www.synopsys.com.

[4]

SystemC. http://www.systemc.org.

[5]

Tensilica processors. http://www.tensilica.com.

[6]

Windriver Simics. http://www.windriver.com.

[7]

L. Gao, K. Karuri, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Multiprocessor performance estimation using hybrid simulation. In Design Automation Conference (DAC), 2008.

Digital Library

[8]

L. Gao, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. A fast and generic hybrid simulation approach using C virtual machine. In CASES, 2007.

Digital Library

[9]

P. Gerin, M. M. Hamayun, and F. Pétrot. Native MPSoC co-simulation environment for software performance estimation. In CODES+ISSS, 2009.

Digital Library

[10]

S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid, and H. Meyr. HySim: a fast simulation framework for embedded software development. In CODES+ISSS, 2007.

Digital Library

[11]

W. Lee, K. Patel, and M. Pedram. B2sim: a fast micro-architecture simulator based on basic block characterization. In CODES+ISSS, 2006.

Digital Library

[12]

A. Muttreja, A. Raghunathan, S. Ravi, and N. Jha. Hybrid simulation for energy estimation of embedded software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 2007.

Digital Library

[13]

A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In DAC, 2002.

Digital Library

[14]

P. Razaghi and A. Gerstlauer. Host-compiled multicore RTOS simulator for embedded real-time software development. In Design, Automation and Test in Europe Conference (DATE), 2011.

[15]

G. Schirner, A. Gerstlauer, and R. Dömer. Fast and accurate processor models for efficient MPSoC design. ACM Trans. on Design Automation of Electronics Systems, 15, 2010.

Digital Library

[16]

J. Schnerr, O. Bringmann, A. Viehl, and W. Rosenstiel. High-performance timing simulation of embedded software. In Design Automation Conference (DAC), 2008.

Digital Library

[17]

N. Topham, B. Franke, D. Jones, and D. Powell. Adaptive high-speed processor simulation. In Processor and System-on-Chip Simulation. Springer-Verlag, 2010.

[18]

R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Statistical sampling of microarchitecture simulation. ACM Trans. Model. Comput. Simul., 2006.

Digital Library

Cited By

Roloff SHannig FTeich JRoloff SHannig FTeich J(2019)InvadeSIM-A Simulation Framework for Invasive Parallel Programs and ArchitecturesModeling and Simulation of Invasive Applications and Architectures10.1007/978-981-13-8387-8_3(41-76)Online publication date: 31-May-2019
https://doi.org/10.1007/978-981-13-8387-8_3
Murillo LBücs RLeupers RAscheid G(2016)MPSoC Software Debugging on Virtual Platforms via Execution Control with Event GraphsACM Transactions on Embedded Computing Systems10.1145/295005216:1(1-25)Online publication date: 13-Oct-2016
https://dl.acm.org/doi/10.1145/2950052
Murillo LWawroschek SCastrillon JLeupers RAscheid GFettweis GNebel W(2014)Automatic detection of concurrency bugs through event ordering constraintsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617019(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617019
Show More Cited By

Index Terms

Synchronization for hybrid MPSoC full-system simulation
1. Computing methodologies
  1. Modeling and simulation
    1. Simulation support systems
      1. Simulation environments

Recommendations

Multiprocessor performance estimation using hybrid simulation
DAC '08: Proceedings of the 45th annual Design Automation Conference

With the growing number of programmable processing elements in today's Multi Processor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware architecture and the software running on them is also increasing. In MPSoC ...
Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization

As MPSoC has become an effective solution to ever-increasing design complexity of modern embedded systems, fast and accurate cosimulation of such systems is becoming a tough challenge. Cosimulation performance is in inverse proportion to the number of ...
Hybrid Communication Reconfigurable Network on Chip for MPSoC
AINA '10: Proceedings of the 2010 24th IEEE International Conference on Advanced Information Networking and Applications

Shrinking transistor sizes and recent trends toward many-core chips have heightened the need for an efficient on-chip communication network to integrate various cores. However, buses and point-to-point interconnection will not result in scalability, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '12: Proceedings of the 49th Annual Design Automation Conference

June 2012

1357 pages

ISBN:9781450311991

DOI:10.1145/2228360

General Chair:
Patrick Groeneveld
Magma Design Automation, Inc., San Jose, CA
,
Program Chairs:
Donatella Sciuto
Politecnico di Milano, Milano, Italy
,
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 June 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '12

Sponsor:

EDAC
SIGDA

DAC '12: The 49th Annual Design Automation Conference 2012

June 3 - 7, 2012

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
320
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)1

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Roloff SHannig FTeich JRoloff SHannig FTeich J(2019)InvadeSIM-A Simulation Framework for Invasive Parallel Programs and ArchitecturesModeling and Simulation of Invasive Applications and Architectures10.1007/978-981-13-8387-8_3(41-76)Online publication date: 31-May-2019
https://doi.org/10.1007/978-981-13-8387-8_3
Murillo LBücs RLeupers RAscheid G(2016)MPSoC Software Debugging on Virtual Platforms via Execution Control with Event GraphsACM Transactions on Embedded Computing Systems10.1145/295005216:1(1-25)Online publication date: 13-Oct-2016
https://dl.acm.org/doi/10.1145/2950052
Murillo LWawroschek SCastrillon JLeupers RAscheid GFettweis GNebel W(2014)Automatic detection of concurrency bugs through event ordering constraintsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617019(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617019
Chakravarty SZhao ZGerstlauer AMarculescu RPanda P(2013)Automated, retargetable back-annotation for host compiled performance and power modelingProceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis10.5555/2555692.2555728(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555692.2555728
Chakravarty SZhuoran Zhao Gerstlauer A(2013)Automated, retargetable back-annotation for host compiled performance and power modeling2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)10.1109/CODES-ISSS.2013.6659023(1-10)Online publication date: Sep-2013
https://doi.org/10.1109/CODES-ISSS.2013.6659023

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents