research-article

MARSS: a full system simulator for multicore x86 CPUs

Authors:

Avadh Patel,

Furat Afram,

Shunfei Chen,

Kanad GhoseAuthors Info & Claims

DAC '11: Proceedings of the 48th Design Automation Conference

Pages 1050 - 1055

https://doi.org/10.1145/2024724.2024954

Published: 05 June 2011 Publication History

Get Access

Abstract

We present MARSS, an open source, fast, full system simulation tool built on QEMU to support cycle-accurate simulation of superscalar homogeneous and heterogeneous multicore x86 processors. MARSS includes detailed models of coherent caches, interconnections, chipsets, memory and IO devices. MARSS simulates the execution of all software components in the system, including unmodified binaries of applications, OS and libraries.

References

[1]

Matt Yourst, "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator", Proc. ISPASS 2007.

Crossref

Google Scholar

[2]

Fabrice Bellard, "QEMU, a fast and portable dynamic translator", Proc. ATEC 2005.

Digital Library

Google Scholar

[3]

Hui Zeng, et. al., "MPTLsim: a simulator for X86 multicore processors", Proc. DAC 2009.

Digital Library

Google Scholar

[4]

Standard Performance Evaluation Corporation CPU 2006 Benchmarks, http://www.spec.org/.

Google Scholar

[5]

Christian Bienia, et. al., "The PARSEC benchmark suite: characterization and architectural implications", PACT 2008

Digital Library

Google Scholar

[6]

Jaswinder Pal Singh, et. al., "SPLASH: Stanford parallel applications for shared-memory", Stanford Univ. Technical report No. CSL-TR-92-526, June 1992.

Digital Library

Google Scholar

[7]

Paul Barham, et. al., "Xen and the art of virtualization", Proc. SOSP 2003.

Digital Library

Google Scholar

[8]

Naveen Neelkantam, et. al., "FeS2: Full-System Execution-driven Simulator for x86", web pages at: http://fes2.cs.uiuc.edu

Google Scholar

[9]

"Zesto: X86 Simulator", web pages at: http://zesto.cc.gatech.edu

Google Scholar

[10]

"Bochs: IA-32 Emulator", web pages at: http://bochs.sourceforge.net/

Google Scholar

[11]

Milo M. K. Martin, et. al., "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset", CAN 2005, web pages at: http://www.cs.wisc.edu/gems/

Google Scholar

[12]

Netpipe benchmark download page at: http://www.scl.ameslab.gov/netpipe/

Google Scholar

[13]

David Wang, et. al., "DRAMsim: a memory system simulator", SIGARCH, Vil. 33, No. 4, Nov. 2005 and web pages for DRAMsim2 at: http://www.ece.umd.edu/dramsim/

Digital Library

Google Scholar

Cited By

View all

Puri ABellamkonda KNarreddy KJose JTamarapalli VNarayanan V(2024)DRackSim: Simulating CXL-enabled Large-Scale Disaggregated Memory SystemsProceedings of the 38th ACM SIGSIM Conference on Principles of Advanced Discrete Simulation10.1145/3615979.3656059(3-14)Online publication date: 24-Jun-2024
https://dl.acm.org/doi/10.1145/3615979.3656059
Åleskog CGrahn HBorg A(2024)A Comparative Study on Simulation Frameworks for AI Accelerator Evaluation2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00073(321-328)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00073
Mhatre SChandran P(2024)On the simulation of hypervisor instructions for accurate timing simulation of virtualized systemsInternational Journal of Information Technology10.1007/s41870-024-01862-6Online publication date: 30-May-2024
https://doi.org/10.1007/s41870-024-01862-6
Show More Cited By

Index Terms

MARSS: a full system simulator for multicore x86 CPUs

Recommendations

Intel nehalem processor core made FPGA synthesizable
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

We present a FPGA-synthesizable version of the Intel Nehalem processor core, synthesized, partitioned and mapped to a multi-FPGA emulation system consisting of Xilinx Virtex-4 and Virtex-5 FPGAs. To our knowledge, this is the first time a modern state-...
PQEMU: A Parallel System Emulator Based on QEMU
ICPADS '11: Proceedings of the 2011 IEEE 17th International Conference on Parallel and Distributed Systems

A full system emulator, such as QEMU, can provide a versatile virtual platform for software development. However, most current system simulators do not have sufficient support for multi-processor emulations to effectively utilize the underlying ...
Amber: enabling precise full-system simulation with detailed modeling of all SSD resources
MICRO-51: Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture

SSDs become a major storage component in modern memory hierarchies, and SSD research demands exploring future simulation-based studies by integrating SSD subsystems into a full-system environment. However, several challenges exist to model SSDs under a ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '11: Proceedings of the 48th Design Automation Conference

June 2011

1055 pages

ISBN:9781450306362

DOI:10.1145/2024724

General Chair:
Leon Stok
IBM Corp., Hopewell Jct., NY
,
Program Chairs:
Nikil Dutt
Univ. of California, Irvine, CA
,
Soha Hassoun
Tufts Univ., Medford, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Conference

DAC '11

Sponsor:

EDAC
SIGDA

DAC '11: The 48th Annual Design Automation Conference 2011

June 5 - 10, 2011

California, San Diego

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

330
Total Citations
View Citations
943
Total Downloads

Downloads (Last 12 months)51
Downloads (Last 6 weeks)7

Reflects downloads up to 22 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Puri ABellamkonda KNarreddy KJose JTamarapalli VNarayanan V(2024)DRackSim: Simulating CXL-enabled Large-Scale Disaggregated Memory SystemsProceedings of the 38th ACM SIGSIM Conference on Principles of Advanced Discrete Simulation10.1145/3615979.3656059(3-14)Online publication date: 24-Jun-2024
https://dl.acm.org/doi/10.1145/3615979.3656059
Åleskog CGrahn HBorg A(2024)A Comparative Study on Simulation Frameworks for AI Accelerator Evaluation2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00073(321-328)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00073
Mhatre SChandran P(2024)On the simulation of hypervisor instructions for accurate timing simulation of virtualized systemsInternational Journal of Information Technology10.1007/s41870-024-01862-6Online publication date: 30-May-2024
https://doi.org/10.1007/s41870-024-01862-6
Lubrano FCaragnano GScionti ATerzo O(2024)Challenges, Novel Approaches and Next Generation Computing Architecture for Hyper-Distributed Platforms Towards Real Computing ContinuumAdvanced Information Networking and Applications10.1007/978-3-031-57870-0_40(449-459)Online publication date: 10-Apr-2024
https://doi.org/10.1007/978-3-031-57870-0_40
Go SLim KLee TLoke D(2024)Nonvolatile Memristive Materials and Physical Modeling for In‐Memory and In‐Sensor ComputingSmall Science10.1002/smsc.2023001394:3Online publication date: 22-Jan-2024
https://doi.org/10.1002/smsc.202300139
Alaei MYazdanpanah F(2024)A Survey on Heterogeneous CPU–GPU Architectures and SimulatorsConcurrency and Computation: Practice and Experience10.1002/cpe.8318Online publication date: 30-Oct-2024
https://doi.org/10.1002/cpe.8318
Song CYe CSim YJeong D(2024)Hardware for Deep Learning AccelerationAdvanced Intelligent Systems10.1002/aisy.2023007626:10Online publication date: 21-Mar-2024
https://doi.org/10.1002/aisy.202300762
Semakin A(2023)GEM5: DEVELOPMENT OF COMPUTER SYSTEM MODELS WITH PURPOSE TO EVALUATE THE EFFICIENCY OF PARALLEL CODEVestnik komp'iuternykh i informatsionnykh tekhnologii10.14489/vkit.2023.05.pp.049-056(49-56)Online publication date: May-2023
https://doi.org/10.14489/vkit.2023.05.pp.049-056
Oh BAbeyratne NKim NAhn JDreslinski RMudge T(2023)Rethinking DRAM's Page Mode With STT-MRAMIEEE Transactions on Computers10.1109/TC.2022.320713172:5(1503-1517)Online publication date: 1-May-2023
https://doi.org/10.1109/TC.2022.3207131
Kumar AAl-Salamin SAmrouch HGerstlauer A(2023)Machine Learning-Based Microarchitecture- Level Power Modeling of CPUsIEEE Transactions on Computers10.1109/TC.2022.318557272:4(941-956)Online publication date: 1-Apr-2023
https://doi.org/10.1109/TC.2022.3185572
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Intel nehalem processor core made FPGA synthesizable

PQEMU: A Parallel System Emulator Based on QEMU

Amber: enabling precise full-system simulation with detailed modeling of all SSD resources