research-article

DReAM: Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs

Authors:

Mohsen Ghasempour,

Jim D. Garside,

Mikel LujánAuthors Info & Claims

MEMSYS '16: Proceedings of the Second International Symposium on Memory Systems

Pages 362 - 373

https://doi.org/10.1145/2989081.2989102

Published: 03 October 2016 Publication History

Abstract

The initial location of data in DRAMs is determined and controlled by the 'address-mapping' and even modern memory controllers use a fixed and run-time-agnostic address mapping. On the other hand, the memory access pattern seen at the memory interface level will dynamically change at run-time. This dynamic nature of memory access pattern and the fixed behavior of address mapping process in DRAM controllers, implied by using a fixed address mapping scheme, means that DRAM performance cannot be exploited efficiently.

DReAM is a novel hardware technique that can detect a workload-specific address mapping at run-time based on the application access pattern which improves the performance of DRAMs. The experimental results show that DReAM outperforms the best evaluated address mapping on average by 9%, for mapping-sensitive workloads, by 2% for mapping-insensitive workloads, and up to 28% across all the workloads. DReAM can be seen as an insurance policy capable of detecting which scenarios are not well served by the predefined address mapping.

References

[1]

K. Albayraktaroglu, A. Jaleel, X. Wu, M. Franklin, B. Jacob, C.-W. Tseng, and D. Yeung. BioBench: A benchmark suite of bioinformatics applications. In IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005., pages 2--9. IEEE, 2005.

Digital Library

[2]

C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: characterization and architectural implications. In Proceedings of the 17th international conference on Parallel Architectures and Compilation Techniques, pages 72--81. ACM, 2008.

Digital Library

[3]

M. N. Bojnordi and E. Ipek. PARDIS: A programmable memory controller for the DDRx interfacing standards. In 39th Annual International Symposium on Computer Architecture (ISCA), 2012, pages 13--24. IEEE, 2012.

Digital Library

[4]

K. K.-W. Chang, D. Lee, Z. Chishti, A. R. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu. Improving DRAM Performance by Parallelizing Refreshes with Accesses. In 30th Annual International Symposium on High Performance Computer Architecture (HPCA), 2014.

[5]

N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. USIMM: the utah simulated memory module. University of Utah, Tech. Rep, 2012.

[6]

K. M. Dixit. The SPEC benchmarks. Parallel computing, 17(10):1195--1209, 1991.

Digital Library

[7]

J. Dodd. Adaptive page management. http://www.google.com/patents/US7076617, July 11 2006. US Patent 7,076,617.

[8]

E. Ebrahimi, R. Miftakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt. Parallel application memory scheduling. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pages 362--373. ACM, 2011.

Digital Library

[9]

W.-C. Hsu and J. E. Smith. Performance of cached DRAM organizations in vector supercomputers. ACM SIGARCH Computer Architecture News, 21(2):327--336, 1993.

Digital Library

[10]

E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana. Self-optimizing memory controllers: A reinforcement learning approach. In 35th International Symposium on Computer Architecture, 2008. ISCA'08., pages 39--50. IEEE, 2008.

Digital Library

[11]

K. Itoh. VLSI memory chip design, volume 5. Springer New York, 2001.

[12]

B. Jacob, S. Ng, and D. Wang. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2010.

Digital Library

[13]

D. Kaseridis, J. Stuecheli, and L. K. John. Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pages 24--35. ACM, 2011.

Digital Library

[14]

Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In 16th International Symposium on High Performance Computer Architecture (HPCA), pages 1--12. IEEE, 2010.

[15]

Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter. Thread cluster memory scheduling. Micro, IEEE, 31(1):78--89, 2011.

Digital Library

[16]

Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu. A case for exploiting subarray-level parallelism (SALP) in DRAM. In 39th Annual International Symposium on Computer Architecture (ISCA), pages 368--379. IEEE, 2012.

Digital Library

[17]

O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 146--160. IEEE Computer Society, 2007.

Digital Library

[18]

O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In ACM SIGARCH Computer Architecture News, volume 36, pages 63--74. IEEE Computer Society, 2008.

Digital Library

[19]

K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In 39th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-39., pages 208--222. IEEE, 2006.

Digital Library

[20]

Rajinder Gill. Everything you always wanted to know about SDRAM memory but were afraid to ask. http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask/6. {Accessed: 28-April-2015}.

[21]

V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry. Rowclone: Fast and energy-efficient in-DRAM bulk data copy and initialization. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, pages 185--197. ACM, 2013.

Digital Library

[22]

K. Sudan, N. Chatterjee, D. Nellans, M. Awasthi, R. Balasubramonian, and A. Davis. Micro-pages: increasing DRAM efficiency with locality-aware data placement. ACM Sigplan Notices, 45(3):219--230, 2010.

Digital Library

[23]

Z. Zhang, Z. Zhu, and X. Zhang. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proceedings of the 33rd annual International Symposium on Microarchitecture, pages 32--41. ACM, 2000.

Digital Library

Cited By

Zhao YGao MLiu FHu YWang ZLin HLi JXian HDong HYang TJing NLiang XJiang L(2024)UM-PIM: DRAM-based PIM with Uniform & Shared Memory Space2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00053(644-659)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00053
Kim SHur J(2023)Adaptive Image Size Padding for Load Balancing in System-on-Chip Memory HierarchyElectronics10.3390/electronics1216339312:16(3393)Online publication date: 9-Aug-2023
https://doi.org/10.3390/electronics12163393
Oh BAbeyratne NKim NAhn JDreslinski RMudge T(2023)Rethinking DRAM's Page Mode With STT-MRAMIEEE Transactions on Computers10.1109/TC.2022.320713172:5(1503-1517)Online publication date: 1-May-2023
https://doi.org/10.1109/TC.2022.3207131
Show More Cited By

DReAM: Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

ConGen: An Application Specific DRAM Memory Controller Generator
MEMSYS '16: Proceedings of the Second International Symposium on Memory Systems

The increasing gap between the bandwidth requirements of modern Systems on Chip (SoC) and the I/O data rate delivered by Dynamic Random Access Memory (DRAM), known as the Memory Wall, limits the performance of today's data-intensive applications. General ...
Prefetch-Aware Memory Controllers

Existing DRAM controllers employ rigid, nonadaptive scheduling and buffer management policies when servicing prefetch requests. Some controllers treat prefetches the same as demand requests, and others always prioritize demands over prefetches. However, ...
Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms
Performance evaluation review

Variation has been shown to exist across the cells within a modern DRAM chip. Prior work has studied and exploited several forms of variation, such as manufacturing-process- or temperature-induced variation. We empirically demonstrate a new form of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

MEMSYS '16: Proceedings of the Second International Symposium on Memory Systems

October 2016

463 pages

ISBN:9781450343053

DOI:10.1145/2989081

General Chair:
Bruce Jacob
University of Maryland

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 October 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

Conference

MEMSYS '16

MEMSYS '16: The Second International Symposium on Memory Systems

October 3 - 6, 2016

VA, Alexandria, USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
459
Total Downloads

Downloads (Last 12 months)68
Downloads (Last 6 weeks)11

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhao YGao MLiu FHu YWang ZLin HLi JXian HDong HYang TJing NLiang XJiang L(2024)UM-PIM: DRAM-based PIM with Uniform & Shared Memory Space2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00053(644-659)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00053
Kim SHur J(2023)Adaptive Image Size Padding for Load Balancing in System-on-Chip Memory HierarchyElectronics10.3390/electronics1216339312:16(3393)Online publication date: 9-Aug-2023
https://doi.org/10.3390/electronics12163393
Oh BAbeyratne NKim NAhn JDreslinski RMudge T(2023)Rethinking DRAM's Page Mode With STT-MRAMIEEE Transactions on Computers10.1109/TC.2022.320713172:5(1503-1517)Online publication date: 1-May-2023
https://doi.org/10.1109/TC.2022.3207131
Namkoong HKim J(2023)CPR: Correlation-based Page Remapping2023 20th International SoC Design Conference (ISOCC)10.1109/ISOCC59558.2023.10396034(309-310)Online publication date: 25-Oct-2023
https://doi.org/10.1109/ISOCC59558.2023.10396034
Zhang JSwift MLi JFalsafi BFerdman MLu SWenisch T(2022)Software-defined address mapping: a case on 3D memoryProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507774(70-83)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507774
Li XYuan ZGuan YSun GZhang TWei RNiu D(2022)Flatfish: A Reinforcement Learning Approach for Application-Aware Address MappingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.314620441:11(4758-4770)Online publication date: Nov-2022
https://doi.org/10.1109/TCAD.2022.3146204
Yazdanbakhsh AMoradifirouzabadi ALi ZKang M(2022)Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO56248.2022.00059(744-762)Online publication date: Oct-2022
https://doi.org/10.1109/MICRO56248.2022.00059
Beckwith NZhang JLi J(2022)Augmenting HLS with Zero-Overhead Application-Specific Address Mapping for Optane DCPMM2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM53951.2022.9786121(1-9)Online publication date: 15-May-2022
https://doi.org/10.1109/FCCM53951.2022.9786121
Wei RLi CChen CSun GHe M(2021)Memory Access Optimization of a Neural Network Accelerator Based on Memory ControllerElectronics10.3390/electronics1004043810:4(438)Online publication date: 10-Feb-2021
https://doi.org/10.3390/electronics10040438
Barredo AArmejach ABeard JMoreto MZhou HMoreira JMueller FEtsion Y(2021)PLANARProceedings of the 35th ACM International Conference on Supercomputing10.1145/3447818.3460368(164-176)Online publication date: 3-Jun-2021
https://dl.acm.org/doi/10.1145/3447818.3460368
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents