Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/2500727.2500743acmotherconferencesArticle/Chapter ViewAbstractPublication PagesapsysConference Proceedingsconference-collections
research-article

A read-disturb management technique for high-density NAND flash memory

Published: 29 July 2013 Publication History

Abstract

The read-disturb problem is emerging as one of the main reliability issues for future high-density NAND flash memory. A read-disturb error, which causes data loss, occurs to data in a page when a large number of reads are performed to its neighboring pages in the same block. In this paper, we propose a novel read-disturb management technique which reduces the frequency of expensive data migrations needed for avoiding read-disturb errors. Our technique proactively converts highly skewed read accesses to a small number of blocks into more balanced read accesses to a large number of blocks by intelligently changing data block locations accessed. Our experimental results show that our technique is effective in handling the read-disturb problem, reducing the time overhead of data migrations on average by 50% over an FTL based on the existing read-disturb management technique.

References

[1]
http://iotta.snia.org/traces/158.
[2]
http://traces.cs.umass.edu/index.php/Storage/Storage.
[3]
A. A. Chien et al. Moore's Law: The First Ending and A New Beginning. Tech. rep., 2012.
[4]
D. Narayanan et al. Write Off-Loading: Practical Power Management for Enterprise Storage. ACM Transactions on Storage 4, 3 (2008), 1--23.
[5]
H. H. Frost et al. Efficient Reduction of Read Disturb Errors in NAND Flash Memory, 2010. US Patent 7,818,525.
[6]
J. Zhang et al. Synthesizing Representative I/O Workloads for TPC-H. In Proc. of the International Symposium on High Performance Computer Architecture (2004).
[7]
M. Kang et al. Improving Read Disturb Characteristics by Self-Boosting Read Scheme for Multilevel NAND Flash Memories. Japanese Journal of Applied Physics 48, 4 (2009), 04C062-1-04C062-6.
[8]
S. H. Shin et al. A New 3-bit Programming Algorithm Using SLC-to-TLC Migration for 8MB/s High Performance TLC NAND Flash Memory. In Proc. of the IEEE Symposium on VLSI Circuits (2012).

Cited By

View all
  • (2024)Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.336410943:7(1930-1943)Online publication date: Jul-2024
  • (2023)Cocktail: Mixing Data With Different Characteristics to Reduce Read Reclaims for nand Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321467942:7(2336-2349)Online publication date: Jul-2023
  • (2023)Efficient Read Disturb Management Schemes in Resource-Constrained Flash Memory Controller2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00022(13-18)Online publication date: Aug-2023
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences
APSys '13: Proceedings of the 4th Asia-Pacific Workshop on Systems
July 2013
131 pages
ISBN:9781450323161
DOI:10.1145/2500727
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

  • Nanyang Technological University
  • SUTD: Singapore University of Technology and Design
  • NUS: NUS

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 July 2013

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

Conference

APSys '13
Sponsor:
  • SUTD
  • NUS
APSys '13: Asia-Pacific Workshop on Systems
July 29 - 30, 2013
Singapore, Singapore

Acceptance Rates

APSys '13 Paper Acceptance Rate 23 of 73 submissions, 32%;
Overall Acceptance Rate 169 of 430 submissions, 39%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)76
  • Downloads (Last 6 weeks)14
Reflects downloads up to 19 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.336410943:7(1930-1943)Online publication date: Jul-2024
  • (2023)Cocktail: Mixing Data With Different Characteristics to Reduce Read Reclaims for nand Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321467942:7(2336-2349)Online publication date: Jul-2023
  • (2023)Efficient Read Disturb Management Schemes in Resource-Constrained Flash Memory Controller2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00022(13-18)Online publication date: Aug-2023
  • (2023)Performance and reliability optimization for high-density flash-based hybrid SSDsJournal of Systems Architecture10.1016/j.sysarc.2023.102830136(102830)Online publication date: Mar-2023
  • (2021)Prolonging 3D NAND SSD lifetime via read latency relaxationProceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3445814.3446733(730-742)Online publication date: 19-Apr-2021
  • (2021)Investigating 3D NAND Flash Read Disturb Reliability With Extreme Value AnalysisIEEE Transactions on Device and Materials Reliability10.1109/TDMR.2021.310894121:4(486-493)Online publication date: Dec-2021
  • (2021)NAND Flash Memory and Its Place in IoT2021 32nd Irish Signals and Systems Conference (ISSC)10.1109/ISSC52156.2021.9467859(1-6)Online publication date: 10-Jun-2021
  • (2020)Process Variation Aware Read Performance Improvement for LDPC-Based nand Flash MemoryIEEE Transactions on Reliability10.1109/TR.2019.289328769:1(310-321)Online publication date: Mar-2020
  • (2020)Points-Over-Threshold Statistics for Post-Retention Read Disturb Reliability in 3D NAND Flash2020 IEEE International Integrated Reliability Workshop (IIRW)10.1109/IIRW49815.2020.9312860(1-5)Online publication date: Oct-2020
  • (2018)Flash read disturb management using adaptive cell bit-density with in-place reprogramming2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2018.8342030(325-330)Online publication date: Mar-2018
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media