Article

Free access

An ECL logic synthesis system

Authors:

Van Morgan,

David GregoryAuthors Info & Claims

DAC '91: Proceedings of the 28th ACM/IEEE Design Automation Conference

Pages 106 - 111

https://doi.org/10.1145/127601.127637

Published: 01 June 1991 Publication History

PDF eReader

References

[1]

J. Darringer, D. Brand, J. Gerbi, W. Joyner, arid L. Trevillyan, "LSS" A system for production logic synthesis." IBM Journal of Research and Development, September, 1984, pp 537-545.

Digital Library

Google Scholar

[2]

T. Shinsha, T. Kubo, M. Hikosaka, K. Akiyama and K. Ishihara, "Polaris: Polarity Propagation Algorithm for Combinational Logic Synthesis." Proc. of 21st DAC, June, 1984, pp 322-328.

Digital Library

Google Scholar

[3]

K. Enomoto, S. Nakimura, T. Ogihara and S. Mural, "LORES-2: A Logic Reorganization System." IEEE Design and Test of Computers, Vol. 2, No. 5, October, 1985, pp 35-42.

Digital Library

Google Scholar

[4]

S. Suzuki, T. Bitoh, M. Kakimoto, K. Takahashi, and T. Sugimoto, 'TRIP: An Automated Technology Mapping System." Proc. of 24th DAC, June, 1987, pp 523 - 529

Digital Library

Google Scholar

[5]

J. Bendas, "Design Through Transformation." Proc. of 20th DAC, June, 1983, pp 253 - 256.

Digital Library

Google Scholar

[6]

J Gilkinson, S. Lewis, B. Winter, A. Hekmatpour, "Automated Technology Mapping." IBM Journal of Research and Development, September, 1984. pp 546 - 556.

Digital Library

Google Scholar

[7]

Y. Tsuchiya, M. Morita, Y. Ikariya, E. Tsurumi, T. Mori, and T. Yanagita, "Establishment of Higher Level Logic Design for Very Large Scale Computer." Proc. of 23rd DAC, June, 1986, pp 366 - 371.

Digital Library

Google Scholar

[8]

K. Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching." Proc. of 24th DAC, June, 1987, pp 341 - 347.

Digital Library

Google Scholar

[9]

Gregory, K. Bartlett, A. de Geus, G. Hachtel, "SOCRATES: A System for Automatically Synthesizing and Optimizing Combinational Logic." Proe. of 23rd DAC, June, 1986, pp 79 - 85.

Digital Library

Google Scholar

[10]

R. Brayton, R. Rudell, A. Sangiovanni- Vincentelli, and A. Wang, "MIS: A Multiple- Level Logic Optimization System." IEEE Transactions on CAD~ Vol CAD-6, No. 6 November, 1987, pp 1062-1081.

Digital Library

Google Scholar

[11]

LSI Logic, Databook LCB15 Cell-Based ASIC Macrocells, LSI Logic Corp, 1988.

Google Scholar

[12]

Motorola, MCA10000 ECL Design Manual, Motorola, lnc, 1988.

Google Scholar

[13]

T. Lyon, "High Density and High Performance ECL: Some Design Tips." Proc. of 2nd IEEE ASIC Seminar September,1989, pp T9-1.4 - T9-1.6.

Google Scholar

[14]

L. Yee and Y. Yung, "ECL ASIC, A Practical Choice of High Performance Systems" Proc. of 2nd IEEE ASIC Seminar, September,1989, pp T9-1.7 - T9-1.9.

Google Scholar

Cited By

View all

Gustat HJagdhold UWinkler FAppel MKell G(2008)Differential ECL/CML Synthesis for SiGe BiCMOS2008 IEEE Compound Semiconductor Integrated Circuits Symposium10.1109/CSICS.2008.55(1-4)Online publication date: Oct-2008
https://doi.org/10.1109/CSICS.2008.55
Mayo RTouati HLightner MJess J(1993)Boolean matching for full-custom ECL gatesProceedings of the 1993 IEEE/ACM international conference on Computer-aided design10.5555/259794.259872(472-477)Online publication date: 7-Nov-1993
https://dl.acm.org/doi/10.5555/259794.259872
Mayo RTouati H(1993)Boolean matching for full-custom ECL gatesProceedings of 1993 International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD.1993.580100(472-477)Online publication date: 1993
https://doi.org/10.1109/ICCAD.1993.580100
Show More Cited By

Index Terms

An ECL logic synthesis system
1. Hardware
2. Software and its engineering
  1. Software notations and tools
    1. Software libraries and repositories

Recommendations

Synthesis of skewed logic circuits

Skewed logic circuits belong to a noise-tolerant high-performance static circuit family. Skewed logic circuits can achieve performance comparable to that of Domino logic circuits but with much lower power consumption. Two factors contribute to the ...
Fredkin/Toffoli Templates for Reversible Logic Synthesis
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Reversible logic has applications in quantum computing, lowpower CMOS, nanotechnology, optical computing, and DNAcomputing. The most common reversible gates are the Toffoli gate and the Fredkin gate. Our synthesis algorithm first finds a cascade of ...
Reversible logic synthesis with Fredkin and Peres gates

Reversible logic has applications in low-power computing and quantum computing. Most reversible logic synthesis methods are tied to particular gate types, and cannot synthesize large functions. This article extends RMRLS, a reversible logic synthesis ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '91: Proceedings of the 28th ACM/IEEE Design Automation Conference

June 1991

783 pages

ISBN:0897913957

DOI:10.1145/127601

Chairman:
A. Richard Newton
Univ. of California, Berkeley

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC91

Sponsor:

SIGDA
IEEE-CS

DAC91: The 28th ACM/IEEE Design Automation Conference

June 17 - 22, 1991

California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
354
Total Downloads

Downloads (Last 12 months)50
Downloads (Last 6 weeks)22

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gustat HJagdhold UWinkler FAppel MKell G(2008)Differential ECL/CML Synthesis for SiGe BiCMOS2008 IEEE Compound Semiconductor Integrated Circuits Symposium10.1109/CSICS.2008.55(1-4)Online publication date: Oct-2008
https://doi.org/10.1109/CSICS.2008.55
Mayo RTouati HLightner MJess J(1993)Boolean matching for full-custom ECL gatesProceedings of the 1993 IEEE/ACM international conference on Computer-aided design10.5555/259794.259872(472-477)Online publication date: 7-Nov-1993
https://dl.acm.org/doi/10.5555/259794.259872
Mayo RTouati H(1993)Boolean matching for full-custom ECL gatesProceedings of 1993 International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD.1993.580100(472-477)Online publication date: 1993
https://doi.org/10.1109/ICCAD.1993.580100
Makowitz RWild A(1992)Accurate delay models for ECL logic synthesis[1992] Proceedings The European Conference on Design Automation10.1109/EDAC.1992.205901(97-101)Online publication date: 1992
https://doi.org/10.1109/EDAC.1992.205901

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Synthesis of skewed logic circuits

Fredkin/Toffoli Templates for Reversible Logic Synthesis

Reversible logic synthesis with Fredkin and Peres gates