Article

Fault tolerant quantum cellular array (QCA) design using Triple Modular Redundancy with shifted operands

Authors:

Tongquan Wei,

Kaijie Wu,

Ramesh Karri,

Alex OrailogluAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 1192 - 1195

https://doi.org/10.1145/1120725.1120938

Published: 18 January 2005 Publication History

Get Access

Abstract

Due to their extremely small feature sizes and ultra low power consumption, Quantum-dot Cellular Automata (QCA) technology is projected to be a promising nanotechnology. However, in nanotechnologies, manufacture time defect levels and operational time fault rates are expected to be quite high. Straightforward Triple Modular Redundancy (TMR) based fault tolerance is inappropriate for QCA nanotechnology since wire delays dominate the logic delays and faults in wires dominate the faults in a QCA based design. Furthermore, long wires are necessary in TMR based designs. In this paper we show that fault-tolerance can be obtained by using TMR with Shifted Operands (TMRSO). TMRSO uses shorter wires of QCA cells and exploits the self-latching property of clocked QCA arrays to provide the same level of fault tolerance capability as straightforward TMR while being significantly faster and smaller. This technique can be applied to a variety of operations; we have validated TMRSO on adders. Implementation results obtained using QCADesigner [6] show that an 8-bit adder using TMRSO has more than 50% area reduction and more than 100% throughput improvement when compared to a TMR implementation.

References

[1]

C. S. Lent, P. D. Tougaw, W. Porod, G. H. Bernstein, "Quantum cellular automata," Nanotechnology, vol. 4, pp. 49--57, 1993.

Crossref

Google Scholar

[2]

P. D. Tougaw, C. S. Lent, "Logical devices implemented using quantum cellular automata", Journal of Applied Physics, vol. 75(3), pp. 1818--1825, February 1, 1994.

Crossref

Google Scholar

[3]

A. Vetteth, K. Walus, V. S. Dimitrov, G. A. Jullien, "Quantum-dot cellular automata carry-look-ahead adder and barrel shifter", IEEE Emerging Telecommunications Technologies Conference, 2-I-4 (5 pages), Dallas, TX, Sept. 2002.

Google Scholar

[4]

W. Wang, K. Walus, G. A. Jullien, "Quantum-Dot Cellular Automata Adders", IEEE Nano 2003 Conference, pp. 461--464, San Francisco, CA 2003.

Google Scholar

[5]

M. B. Tahoori, M. Momenzadeh, J. Huang, F. Lombardi, "Defects and Faults in Quantum Cellular Automata at Nano Scale", VLSI Test Symposium, p.291, 2004.

Digital Library

Google Scholar

[6]

QCADesigner, http://www.atips.ca/projects/qcadesigner/

Google Scholar

[7]

J. H. Patel, L. Y. Fung, "Concurrent Error Detection in ALUs by Recomputing with Shifted Operands," IEEE Transactions on Computer, Vol. C.31, No.7, pp. 589--595, Jul. 1982.

Google Scholar

[8]

A. Fijany, N. Toomarian, K. Modarress, M. Spotnitz, "Bit-serial Adder Based on Quantum Dots", NASA technical report, NPO-20869, Jan. 2003.

Google Scholar

[9]

M. B. Tahoori, F. Lombardi, "Testing of Quantum Dot Cellular Automata Based Designs", Design Automation and Test in Europe Conference, pp. 1408--1409, 2004.

Digital Library

Google Scholar

[10]

A. Fijany, B. N. Toomarian, "New Design for Quantum Dots Cellular Automata to Obtain Fault Tolerant Logic Gates", Journal of Nanoparticle Research, vol. 3, pp. 27--37, Feb. 2001.

Crossref

Google Scholar

[11]

B. W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley Publishing Company, 1989.

Digital Library

Google Scholar

[12]

Craig S. Lent, P. Douglas Tougaw, "A Device Architecture for Computing with Quantum Dots", Proceedings of The IEEE, Vol. 85, NO.4, pp541--557, April 1997

Crossref

Google Scholar

Cited By

View all

Banik D(2023)Fault modeling for external energy or internal cell defect in quantum dot cellular automataMicroprocessors and Microsystems10.1016/j.micpro.2023.104948103(104948)Online publication date: Nov-2023
https://doi.org/10.1016/j.micpro.2023.104948
Seyedi SNavimipour NOtsuki A(2021)Design and Analysis of Fault-Tolerant 1:2 Demultiplexer Using Quantum-Dot Cellular Automata Nano-TechnologyElectronics10.3390/electronics1021256510:21(2565)Online publication date: 20-Oct-2021
https://doi.org/10.3390/electronics10212565
Sen BSahu YMukherjee RNath RSikdar B(2016)On the reliability of majority logic structure in quantum-dot cellular automataMicroelectronics Journal10.1016/j.mejo.2015.11.00247(7-18)Online publication date: Jan-2016
https://doi.org/10.1016/j.mejo.2015.11.002
Show More Cited By

Fault tolerant quantum cellular array (QCA) design using Triple Modular Redundancy with shifted operands
1. Computer systems organization
2. Hardware

Recommendations

A Multi-stage Fault-Tolerant Multiplier with Triple Module Redundancy (TMR) Technique
ISMS '13: Proceedings of the 2013 4th International Conference on Intelligent Systems, Modelling and Simulation

This study proposes a multistage fault-tolerant (MSFT) scheme for fixed-width array multipliers. The proposed MSFT multipliers divide the array multiplier into multiple stages, and implement a single processing element (PE) by regarding multiple ...
Fault Tolerant Schemes for QCA Systems
DFT '08: Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems

Quantum-dot Cellular Automata (QCA) is a promising nanotechnology that offers significant improvements over CMOS. QCA is limited by the high fault rate in manufacturing. New fault tolerant schemes are required to reliably assemble a system with fault-...
Concurrent Error Detection in ALU's by Recomputing with Shifted Operands

A new method of concurrent error detection in the Arithmetic and Logic Units (ALU's) is proposed. This method, called "Recomputing with Shifted Operands" (RESO), can detect errors in both the arithmetic and logic operations. RESO uses the principle of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
295
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Banik D(2023)Fault modeling for external energy or internal cell defect in quantum dot cellular automataMicroprocessors and Microsystems10.1016/j.micpro.2023.104948103(104948)Online publication date: Nov-2023
https://doi.org/10.1016/j.micpro.2023.104948
Seyedi SNavimipour NOtsuki A(2021)Design and Analysis of Fault-Tolerant 1:2 Demultiplexer Using Quantum-Dot Cellular Automata Nano-TechnologyElectronics10.3390/electronics1021256510:21(2565)Online publication date: 20-Oct-2021
https://doi.org/10.3390/electronics10212565
Sen BSahu YMukherjee RNath RSikdar B(2016)On the reliability of majority logic structure in quantum-dot cellular automataMicroelectronics Journal10.1016/j.mejo.2015.11.00247(7-18)Online publication date: Jan-2016
https://doi.org/10.1016/j.mejo.2015.11.002
Du HLv HZhang YPeng FXie G(2016)Design and analysis of new fault-tolerant majority gate for quantum-dot cellular automataJournal of Computational Electronics10.1007/s10825-016-0918-y15:4(1484-1497)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1007/s10825-016-0918-y
Sen BDutta MMukherjee RNath RSinha ASikdar B(2016)Towards the design of hybrid QCA tiles targeting high fault toleranceJournal of Computational Electronics10.1007/s10825-015-0760-715:2(429-445)Online publication date: 1-Jun-2016
https://dl.acm.org/doi/10.1007/s10825-015-0760-7
Thapliyal HRanganathan NKotiyal S(2014)Reversible Logic Based Design and Test of Field Coupled Nanocomputing CircuitsField-Coupled Nanocomputing10.1007/978-3-662-45908-9_7(133-172)Online publication date: 1-Jun-2014
https://doi.org/10.1007/978-3-662-45908-9_7
Thapliyal HRanganathan NKotiyal S(2014)Reversible Logic Based Design and Test of Field Coupled Nanocomputing CircuitsField-Coupled Nanocomputing10.1007/978-3-662-43722-3_7(133-172)Online publication date: 1-Jun-2014
https://doi.org/10.1007/978-3-662-43722-3_7
Khatun MPadgett BAnduwan GSturzu ITougaw D(2013)Defect and Temperature Effects on Complex Quantum-Dot Cellular Automata DevicesJournal of Applied Mathematics and Physics10.4236/jamp.2013.1300301:03(7-15)Online publication date: 2013
https://doi.org/10.4236/jamp.2013.13003
Huang Hong-Tu Cai Li Yang Xiao-Kuo Liu Bao-Jun Li Zheng-Cao (2012)The fault-tolerance study of QCA adder based on probability modelActa Physica Sinica10.7498/aps.61.05020261:5(050202)Online publication date: 2012
https://doi.org/10.7498/aps.61.050202
Dai JWang LLombardi F(2010)An information-theoretic analysis of quantum-dot cellular automata for defect toleranceACM Journal on Emerging Technologies in Computing Systems10.1145/1777401.17774026:3(1-19)Online publication date: 13-Aug-2010
https://dl.acm.org/doi/10.1145/1777401.1777402

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

A Multi-stage Fault-Tolerant Multiplier with Triple Module Redundancy (TMR) Technique

Fault Tolerant Schemes for QCA Systems

Concurrent Error Detection in ALU's by Recomputing with Shifted Operands