Article

Automated nonlinear Macromodelling of output buffers for high-speed digital applications

Authors:

Jaijeet RoychowdhuryAuthors Info & Claims

DAC '05: Proceedings of the 42nd annual Design Automation Conference

Pages 51 - 56

https://doi.org/10.1145/1065579.1065598

Published: 13 June 2005 Publication History

Abstract

We present applications of a recently developed automated nonlinear macromodelling approach to the important problem of macromodelling high-speed output buffers/drivers. Good nonlinear macromodels of such drivers are essential for fast signal-integrity and timing analysis in high-speed digital design. Unlike traditional black-box modelling techniques, our approach extracts nonlinear macromodels of digital drivers automatically from SPICE-level descriptions. Thus it can naturally capture transistor-level nonlinearities in the macromodels, resulting in far more accurate signal integrity analysis, while retaining significant speedups. We demonstrate the technique by automatically extracting macromodels for two typical digital drivers. Using the macromodel, we obtain about 8x speedup in average with excellent accuracy in capturing different loading effects, crosstalk, simultaneous switching noise (SSN), etc.

References

[1]

I/O Buffer Information Specification (IBIS) Ver. 4.1. http://www.eigroup.org/ibis.

[2]

A. Boni, A. Pierazzi, and D. Vecchi. LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-um CMOS. IEEE J. Solid-State Ckts., 36(4):706--711, Apr. 2001.

[3]

N. Dong and J. Roychowdhury. Piecewise Polynomial Nonlinear Model Reduction. Proc. IEEE DAC, 2003.

Digital Library

[4]

N. Dong and J. Roychowdhury. Automated Extraction of Broadly Applicable Nonlinear Analog Macromodels from SPICE-level Descriptions. Proc. IEEE CICC, 2004.

[5]

P. Feldmann and R. Freund. Efficient linear circuit analysis by Padé approximation via the Lanczos process. IEEE Trans. CAD, 14(5):639--649, May 1995.

Digital Library

[6]

R. Freund. Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation. Technical Report 11273-980217-02TM, Bell Laboratories, 1998.

[7]

R. W. Freund. Krylov-subspace methods for reduced-order modeling in circuit simulation. Journal of Computational and Applied Mathematics, 123:395--421, 2000.

Digital Library

[8]

K. Gallivan, E. Grimme, and P. V. Dooren. Asymptotic waveform evaluation via a lanczos method. Appl. Math. Lett., 7:75--80, 1994.

[9]

E. Grimme. Krylov Projection Methods for Model Reduction. PhD thesis, University of Illinois, EE Dept, Urbana-Champaign, 1997.

[10]

P. Heydari. Design and analysis of low-voltage current-mode logic buffers. Fourth International Symposium on Quality Electronic Design, pages 293--298, 2003.

Digital Library

[11]

P. Li and L. T. Pileggi. NORM: Compact Model Order Reduction of Weakly Nonlinear Systems. Proc. IEEE DAC, 2003.

Digital Library

[12]

B. Mutnury, M. Swaminathan, and J. Libous. Macro-modeling of non-linear I/O drivers using spline functions and finite time difference approximation. Proc. Electrical Performance of Electronic Packaging, pages 273--276, 2003.

[13]

J. Phillips. Projection frameworks for model reduction of weakly nonlinear systems. In Proc. IEEE DAC, June 2000.

Digital Library

[14]

M. Rewienski and J. White. A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices. IEEE Trans. CAD, 22(2), Feb. 2003.

Digital Library

[15]

J. Roychowdhury. Reduced-order modelling of linear time-varying systems. In Proc. ICCAD, Nov. 1998.

Digital Library

[16]

J. Roychowdhury. Reduced-order modelling of time-varying systems. IEEE Trans. Ckts. Syst. - II: Sig. Proc., 46(10), Nov. 1999.

Digital Library

[17]

J. Roychowdhury. An Overview of Automated Macromodelling Techniques for Mixed-Signal Systems. Proc. IEEE CICC, 2004.

Digital Library

[18]

J. Savoj and B. Razavi. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. IEEE J. Solid-State Ckts., 36:761--768, May 2001.

[19]

I. Stievano, F. Canavero, Z. Chen, G. katopis, and I. Maio. Parametric macromodels of drivers for SSN simulations. IEEE Trans. Electromagnetic Compat., 2:616-621, Aug. 2003.

[20]

D. Vasilyev, M. Rewienski, and J. White. A TBR-based Trajectory Piecewise-Linear Algorithm for Generating Accurate Low-order Models for Nonlinear Analog Circuits and MEMS. Proc. IEEE DAC, 2003.

Digital Library

[21]

B. Yang and B. MacGaughy. An Essentially Non-Oscillatory (ENO) High-Order Accurate Adaptive Table Model for Device Modeling. Proc. IEEE DAC, 2004.

Digital Library

[22]

Q. Zhang and K. Gupta. Neural Networks for RF and Microwave Design. Boston: Artech House, 2000.

Digital Library

Cited By

Nagaraj SSeshachalam DNadiger S(2018)Model Order Reduction(MOR) of Nonlinear Telegraph Equation using Discrete Empirical Interpolation Method2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT)10.1109/ICEECCOT43722.2018.9001394(60-64)Online publication date: Dec-2018
https://doi.org/10.1109/ICEECCOT43722.2018.9001394
Nahvi SNabi MJanardhanan S(2013)Original articleMathematics and Computers in Simulation10.1016/j.matcom.2013.07.00194(127-144)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.matcom.2013.07.001
Xia LFarooq MBell IHussin FMalik A(2013)Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault ModelingJournal of Electronic Testing: Theory and Applications10.1007/s10836-013-5401-029:6(861-877)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1007/s10836-013-5401-0
Show More Cited By

Index Terms

Automated nonlinear Macromodelling of output buffers for high-speed digital applications
1. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications

In this paper Hafnium Oxide (HfO2) based cylindrical Junctionless Double Surrounding Gate (CJLDSG) MOSFET has been analyzed for various metrics of device performance. HfO2 based CJLDSG MOSFET has been compared with HfO2 based Cylindrical Junctionless ...
ESD design strategies for high-speed digital and RF circuits in deeply scaled silicon technologies
Special section on 2009 IEEE custom integrated circuits conference

Challenges of electrostatic discharge (ESD) protection in deeply scaled silicon technologies are addressed by improving design, characterization, and modeling of I/O MOSFETs, interconnect, ESD protection and power clamp devices. Recent progress on ESD ...
Prospect of ballistic CNFET in high performance applications: Modeling and analysis

With the advent of carbon nanotube technology, evaluating circuit and system performance using these devices is becoming extremely important. In this article, we present a quasi-analytical device model for intrinsic ballistic CNFET, which can be used in ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '05: Proceedings of the 42nd annual Design Automation Conference

June 2005

984 pages

ISBN:1595930582

DOI:10.1145/1065579

General Chair:
William H. Joyner
IBM Corp./SRC
,
Program Chairs:
Grant E. Martin
Tensilica, Inc.
,
Andrew B. Kahng
University of California at San Diego, CA

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC05

Sponsor:

DAC05: The 42nd Annual Design Automation Conference 2005

June 13 - 17, 2005

California, Anaheim, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
372
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Nagaraj SSeshachalam DNadiger S(2018)Model Order Reduction(MOR) of Nonlinear Telegraph Equation using Discrete Empirical Interpolation Method2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT)10.1109/ICEECCOT43722.2018.9001394(60-64)Online publication date: Dec-2018
https://doi.org/10.1109/ICEECCOT43722.2018.9001394
Nahvi SNabi MJanardhanan S(2013)Original articleMathematics and Computers in Simulation10.1016/j.matcom.2013.07.00194(127-144)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.matcom.2013.07.001
Xia LFarooq MBell IHussin FMalik A(2013)Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault ModelingJournal of Electronic Testing: Theory and Applications10.1007/s10836-013-5401-029:6(861-877)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1007/s10836-013-5401-0
Gu CRoychowdhury JLin Y(2010)Manifold construction and parameterization for nonlinear manifold-based model reductionProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899766(205-210)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899766
Amorocho D. JFaßbender H(2010)Some contributions to the model order reduction of large scale non‐linear electric circuitsPAMM10.1002/pamm.20101031210:1(639-640)Online publication date: 16-Nov-2010
https://doi.org/10.1002/pamm.201010312
Menezes NKashyap CAmin CFix L(2008)A "true" electrical cell model for timing, noise, and power grid verificationProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391589(462-467)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391589
Bond BDaniel LGielen G(2007)Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functionsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326252(860-866)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326252
Kashyap CAmin CMenezes NChiprout EGielen G(2007)A nonlinear cell macromodel for digital applicationsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326217(678-685)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326217
Tiwary SRutenbar RHassoun S(2006)Faster, parametric trajectory-based macromodels via localized linear reductionsProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233685(876-883)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233685

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents