Analysis and reliable design of ECL circuits with distributed RLC interconnections
Pages 697 - 701
References
[1]
A. R. Djordjevic, T. K. Sarker, and R. F. Harrington, "Analysis of Lossy Transmission Lines with Arbitrary Nonlinear Terminal Networks," IEEE Trans. Microwave Theory Tech., vol. 34, pp. 660- 666, June 1986.
[2]
J. E. Schutt-Aine and R. Mittra, "Scattering Parameter Transient Analysis of Transmission Lines Loaded with Nonlinear Terminations," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 529-535, Mar. 1988.
[3]
J. S. Roychowdhury and D. O. Pederson, "Efficient Transient Simulation of Lossy Inter-connect," Proc. IEEE DAC, pp. 740-745, 1991.
[4]
W.Fang, "Accurate Analytical Delay Expressions for ECL and CML Circuits and their Applications to Optimizing High-speed Bipolar Circuits," IEEE Y. Solid-State Circuits, vol. 25, pp.572-583, Apr. 1990.
[5]
M. Y. Ghannam, R. P. Mertens, and R. J. V. Overstraeten, "An Analytical Model for the Determination of the Transient Response of CML and ECL Gates," IEEE Trans. Electron Devices, voL 37, pp. 191-201, Jan. 1990.
[6]
A. T. Yang and Y.H. Chang, "Bipolar Timing Modeling Including Interconnects Based on Parametnc Correction," Proc. ICCAD, pp. 354-357, 1991.
[7]
G. K. Konstadinidis and H. H. Berger," Optimization of Buffer Stages in Bipolar VLSI Systems," IEEE Y. Solid-State Circuits, vol. 27, pp. 1002-1013, July 1992.
[8]
A. S. Sedra and K.C. Smith, Microelectronic Circuits, 2nd ed. Fortworth: HRW, 1987, ch. 9 and 11.
[9]
Circuit Simulation Program SPICE3E1, Dept. EE & CS, Univ. of California, Berkeley.
[10]
A. S. Sedra and K.C. Smith, Microelectronic Circuits, 2nd ed. Fortworth: HRW, 1987, p. 428.
[11]
B. L. Cochrun and A. Grabel,"A Method for the Determination of the Transfer Function of Electr~dc Circuits," IEEE trans. Circuit Theory, vol. 20, pp. 16-24, Jan. 1973.
[12]
M. Haque and S. Chowdhury, "Efficient Transient Analysis for Reliable Design of ECL Circuits with Distributed RLC Interconnections," internal report.
[13]
D. G. Saab, A. T. Yang, and I. N. Hajj, "Delay Modeling and Timing of Bipolar Digital Circuits," Proc. IEEE DAC, pp. 288-293, 1988.
[14]
B. C. Kuo, Automatic Control Systems, 5th ed. Englewood Cliffs, NJ: Prentice-Hall, 1987, pp.316-323,590-596.
[15]
T. Sakurai and K. Tamaru,"Simple Formulas for Two- and Threedimensional Capacitances," IEEE Trans. Electron Devices, vol. 30, pp. 183-185, Feb. 1983.
[16]
J. R. Brews,"Overshoot-Controlled RLC interconnections," IEEE Traits. Electron Devices, vol. 38, pp.76-87, Jan, 1991.
Index Terms
- Analysis and reliable design of ECL circuits with distributed RLC interconnections
Recommendations
An algorithm for functional verification of digital ECL circuits
In recent years, silicon bipolar junction transistors (BJT) have been scaled down significantly with improved switching characteristics. Consequently, emitter-coupled logic (ECL) circuits have reduced power consumption while maintaining their speed ...
Design of Testable Reversible Sequential Circuits
In this paper, we propose the design of two vectors testable sequential circuits based on conservative logic gates. The proposed sequential circuits based on conservative logic gates outperform the sequential circuits implemented in classical gates in ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1993 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 July 1993
Check for updates
Qualifiers
- Article
Conference
DAC93
Sponsor:
- EDAC
- SIGDA
- IEEE-CAS
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 382Total Downloads
- Downloads (Last 12 months)49
- Downloads (Last 6 weeks)12
Reflects downloads up to 16 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in