Strategies for dynamic memory allocation in hybrid architectures
Pages 217 - 220
Abstract
Hybrid architectures combining the strengths of general-purpose processors with application-specific hardware accelerators can lead to a significant performance improvement. Our hybrid architecture uses a Java Virtual Machine as an abstraction layer to hide the complexity of the hardware/software interface between processor and accelerator from the programmer. The data communication between the accelerator and the processor often incurs a significant cost, which sometimes annihilates the original speedup obtained by the accelerator. This article shows how we minimise this communication cost by dynamically chosing an optimal data layout in the Java heap memory which is distributed over both the accelerator and the processor memory. The proposed self-learning memory allocation strategy finds the optimal location for each Java object's data by means of runtime profiling. The communication cost is effectively reduced by up to 86% for the benchmarks in the DaCapo suite (51% on average).
References
[1]
S.M. Blackburn et al. The DaCapo benchmarks: Java benchmarking development and analysis. In Proceedings of OOPSLA, pages 169--190, Oct. 2006.
[2]
A. Borg, R. Gao, and N. Audsley. A co-design strategy for embedded Java applications based on a hardware interface with invocation semantics. In Proceedings of JTRES, pages 58--67, 2006.
[3]
E.A. Hakkennes and S. Vassiliadis. Multimedia execution hardware accelerator. Journal of VLSI signal processing systems for signal image and video technology, 28(3):221--234, 2001.
[4]
R. Helaihel and K. Olukotun. Java as a specification language for hardware/software systems. In Proceedings of ICCAD, pages 690--697, 1997.
[5]
E. Lattanzi et al. Improving Java performance using dynamic method migration on FPGAs. International Journal of Embedded Systems, 1(3):228--236, 2005.
[6]
R. Lysecky, G. Stitt, and F. Vahid. WARP processors. Transactions on Design Automation of Electronic Systems, 11(3):659--681, July 2006.
[7]
R.P. Maddimsetty et al. Accelerator design for protein sequence HMM search. In Proceedings of ICS, pages 288--296, 2006.
[8]
E.M. Panainte, K. Bertels, and S. Vassiliadis. The MOLEN compiler for reconfigurable processors. Trans. on Embedded Computing Sys., 6(1):6, 2007.
[9]
C. Porthouse. Jazelle for execution environments. ARM Whitepaper, available online, May 2005.
[10]
M. Schoeberl. A Java processor architecture for embedded real-time systems. J. Syst. Archit., 54(1-2):265--286, 2008.
[11]
S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, and E.M. Panainte. The MOLEN polymorphic processor. IEEE Trans. on Computers, 53(11):1363--1375, 2004.
Index Terms
- Strategies for dynamic memory allocation in hybrid architectures
Recommendations
A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses
This article presents a reconfigurable hardware/software architecture for binary acceleration of embedded applications. A Reconfigurable Processing Unit (RPU) is used as a coprocessor of the General Purpose Processor (GPP) to accelerate the execution of ...
Architecture for transparent binary acceleration of loops with memory accesses
ARC'13: Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applicationsThis paper presents an extension to a hardware/software system architecture in which repetitive instruction traces, called Megablocks, Reconfigurable Processing Unit (RPU). This scheme is supported by a custom toolchain able to automatically generate a ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent SystemsReplacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
May 2009
238 pages
ISBN:9781605584133
DOI:10.1145/1531743
- General Chairs:
- Gearold Johnson,
- Cartsen Trinitis,
- Program Chairs:
- Georgi N. Gaydadjiev,
- Alex Veidenbaum
Copyright © 2009 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 18 May 2009
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
CF '09 Paper Acceptance Rate 26 of 113 submissions, 23%;
Overall Acceptance Rate 273 of 785 submissions, 35%
Upcoming Conference
CF '25
- Sponsor:
- sigmicro
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 182Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 19 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in