Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/1477942.1477968acmconferencesArticle/Chapter ViewAbstractPublication PagesancsConference Proceedingsconference-collections
research-article

Stateful hardware decompression in networking environment

Published: 06 November 2008 Publication History

Abstract

Compression and Decompression can significantly lower the network bandwidth requirements for common internet traffic. Driven by the demands of an enterprise network intrusion system, this paper defines and examines the requirements of popular dictionary-based decompression in the real-time network processing scenario. In particular, a "stateful" decompression is required that arises out of the packet oriented nature of current networks, where the decompression of the data of a packet depends on the decompressed contents of its preceeding packets composing the same data stream. We propose an effective hardware decompression acceleration engine, which fetches the history data into the accelerator's fast memory on-demand and hides the associated latency by exploring the parallelism of the dictionary-based decompression process. We specify and evaluate various design and implementation options of the fetch-on-demand mechanism, i.e. prefetch most frequently used history, on-accelerator history buffer management, and reuse of fetched history data. Through simulation-based performance study, we show the effectiveness of the proposed mechanism on hiding the overhead of stateful decompression. We further show the effects of the design options and the impact on the overall performance of the network service stack of an intrusion prevension system.

References

[1]
R. Arnold and T. Bell. A Corpus for The Evaluation of Lossless Compression Algorithms. In Data Compression Conf. (DCC), 1997.
[2]
Comtech AHA Corporation. AHA362-PCIX GZIP Compression Accelerator Quick Start Guide. http://www.aha.com/show_pub.php?id=200, 2008.
[3]
L. P. Deutsch. RFC 1951: Deflate Compressed Data Format Specificaiton V1.3. available at http://www.ietf.org/rfc/rfc1951.txt, by Internet Engineering Task Force, 1996.
[4]
S. M. Dorward and S. Quinlan. Method and apparatus for data compression of network packets. U. S. Patent 6,388,584, 2002.
[5]
P. A. Franaszek, J. T. Robinson, and J. Thomas. Parallel Compression with Cooperative Dictionary Construction. In Data Compression Conf., pages 200--209, 1996.
[6]
IBM. Core Connect Bus Architecture. IBM White Paper at http://www.ibm.com/chips/techlib/techlib.nsf/literature/CoreConnect_Bus_ Architecture, 1999.
[7]
IBM Internet Security Systems (ISS). Proventia Network IPS GX6116. http://www.iss.net/products/index.html, 2008.
[8]
Indra Networks. SC MX4E Compression Card. http://www.indranetworks.com/SCMX4E.html, 2008.
[9]
S. T. Klein and Y. Wiseman. Parallel Lempel Ziv Coding. Discrete Applied Mathematics, 146(2):180--191, 2005.
[10]
P. Piyachon and Y. Luo. Efficient memory utilization on network processors for deep packet inspection. In ANCS '06: the 2006 ACM/IEEE symposium on Architecture for networking and communications systems, pages 71--80, 2006.
[11]
Port80 Software. Port80 Surveys HTTP Compression on the Top 100 Corporations' Web Sites. http://www.port80software.com/surveys/top1000compression/, 2007.
[12]
H. Shafi, P. J. Bohrer, J. Phelan, C. A. Rusu, and J. L. Peterson. Design and Validation of a Performance and Power Simulator for PowerPC Systems. IBM Journal of Research and Development, 47(5), 2003.
[13]
B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWER5 System Microarchitecture. IBM Journal of Research and Development, 49(4), 2005.
[14]
M. E. G. Smith and J. A. Storer. Parallel Algorithms for Data Compression. J. ACM, 32(2):344--373, 1985.
[15]
Snort.org. Snort Home Page. http://www.snort.org, 2008.
[16]
C. Spackman. Compression/Decompression Tradeoffs for Data Networking and Storage. http://www.networksystemsdesignline.com/howto/, 2007.
[17]
L. M. Stauffer and D. S. Hirschberg. Parallel Text Compression. Technical report, 1993.
[18]
J. A. Storer and J. H. Reif. A Parallel Algorithms for High-speed Data Compression. J. Parallel and Distributed Computing, 13(2):222--227, 1991.
[19]
J. M. Tendler, J. S. Dodson, J. J. S. Fields, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.
[20]
R. B. Tremaine, P. A. Franaszek, J. T. Robinson, C. O. Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland. IBM Memory Expansion Technology (MXT). IBM Journal of Research and Development, 45(2):271--286, 2001.
[21]
J. Ziv and A. Lempel. A Universal Algorithm for Sequential Data Compression. IEEE Trans. on Information Theory, 23(3):337--343, 1977.

Cited By

View all
  • (2020)Data Compression Accelerator on IBM POWER9 and z15 Processors : Industrial Product2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA45697.2020.00012(1-14)Online publication date: May-2020
  • (2018)SASD: A Self-Adaptive Stateful Decompression Architecture2018 IEEE Global Communications Conference (GLOBECOM)10.1109/GLOCOM.2018.8647636(206-212)Online publication date: Dec-2018
  • (2013)Platform and applications for massive-scale streaming network analyticsIBM Journal of Research and Development10.1147/JRD.2013.224599157:3-4(11-11)Online publication date: 1-May-2013
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ANCS '08: Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
November 2008
191 pages
ISBN:9781605583464
DOI:10.1145/1477942
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 November 2008

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Conference

ANCS '08

Acceptance Rates

ANCS '08 Paper Acceptance Rate 17 of 67 submissions, 25%;
Overall Acceptance Rate 88 of 314 submissions, 28%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)1
Reflects downloads up to 29 Sep 2024

Other Metrics

Citations

Cited By

View all
  • (2020)Data Compression Accelerator on IBM POWER9 and z15 Processors : Industrial Product2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA45697.2020.00012(1-14)Online publication date: May-2020
  • (2018)SASD: A Self-Adaptive Stateful Decompression Architecture2018 IEEE Global Communications Conference (GLOBECOM)10.1109/GLOCOM.2018.8647636(206-212)Online publication date: Dec-2018
  • (2013)Platform and applications for massive-scale streaming network analyticsIBM Journal of Research and Development10.1147/JRD.2013.224599157:3-4(11-11)Online publication date: 1-May-2013
  • (2011)Application-driven energy-efficient architecture explorations for big dataProceedings of the 1st Workshop on Architectures and Systems for Big Data10.1145/2377978.2377984(34-40)Online publication date: 10-Oct-2011
  • (2011)Efficient data streaming with on-chip accelerators: Opportunities and challenges2011 IEEE 17th International Symposium on High Performance Computer Architecture10.1109/HPCA.2011.5749739(312-320)Online publication date: Feb-2011
  • (2011)Optimization of stateful hardware acceleration in hybrid architectures2011 Design, Automation & Test in Europe10.1109/DATE.2011.5763285(1-4)Online publication date: Mar-2011
  • (2010)Introduction to the wire-speed processor and architectureIBM Journal of Research and Development10.1147/JRD.2009.203698054:1(27-37)Online publication date: 1-Jan-2010
  • (2010)Exploiting heterogeneous multicore-processor systems for high-performance network processingIBM Journal of Research and Development10.1147/JRD.2009.203697054:1(13-26)Online publication date: 1-Jan-2010
  • (2010)Packet scheduling for deep packet inspection on multi-core architecturesProceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems10.1145/1872007.1872033(1-11)Online publication date: 25-Oct-2010
  • (2010)IBM's PowerEN Developer Cloud: Fertile ground for academic research2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel10.1109/EEEI.2010.5662101(000803-000807)Online publication date: Nov-2010

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media