research-article

Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation

Authors:

Lakshmi N.B. Chakrapani,

Kirthi Krishna Muntimadugu,

Avinash Lingamneni,

Krishna V. PalemAuthors Info & Claims

CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems

Pages 187 - 196

https://doi.org/10.1145/1450095.1450124

Published: 19 October 2008 Publication History

Abstract

We develop a theoretical foundation to characterize a novel methodology for low energy and high performance dsp for embedded computing. Computing elements are operated at a frequency higher than that permitted by a conventionally correct circuit design, enabling a trade-off between error that is deliberately introduced, and the energy consumed. Similar techniques considered previously were relevant to deeply scaled future technology generations. Our work extends this idea to be applicable to current-day designs through: (i) a mathematically rigorous foundation characterizing a tradeoff between energy consumed and the quality of solution, and (ii) a means of achieving this trade off through very aggressive voltage scaling beyond that of a conventionally designed circuit. Through our "cmos inspired" mathematical model, we show that our approach is better (by an exponential factor) than the conventional uniform voltage scaling approach for comparable computational speed or performance. We further establish through experimental study that a similar improvement by a factor of 3.4x to the snr over conventional voltage-scaled approaches can be achieved in the context of the ubiquitous discrete Fourier transform.

References

[1]

V. Ananthashayana. Comments on 'Fourier analysis and signal processing by use of the mobius inversion formula' by I.S. Reed et. al. IEEE Transactions on Signal Processing, 40(3):676, Mar 1992.

Digital Library

[2]

G. Boudreaux-Bartels and T. Parks. Discrete Fourier transform using summation by parts. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, volume 12, pages 1827--1830, apr 1987.

[3]

J. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(4):436--443, Dec. 1997.

Digital Library

[4]

S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani. A probabilistic CMOS switch and its realization by exploiting noise. In Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pages 452--457, 2005.

[5]

D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 7--18, October 2003.

Digital Library

[6]

J. George, B. Marr, B. E. S. Akgul, and K. Palem. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of the The IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 158--168, 2006.

Digital Library

[7]

R. Hegde and N. R. Shanbhag. Soft digital signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6):813--823, Dec. 2001.

Digital Library

[8]

M. Lamoureux. The Poorman's transform: approximating the Fourier transform without multiplication. IEEE Transactions on Signal Processing, 41(3):1413--1415, Mar 1993.

Digital Library

[9]

A. Manzak and C. Chaktrabarti. Variable voltage task scheduling algorithms for minimizing energy/power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(2):270--276, Apr. 2003.

Digital Library

[10]

S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the International Conference on Computer Aided Design, November 2002.

Digital Library

[11]

T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 76--81, 1998.

Digital Library

[12]

N. Pippenger. Analysis of carry propagation in addition: An elementary approach. Technical report, University of British Columbia, Vancouver, BC, Canada, Canada, 2001.

Digital Library

[13]

I. Reed, D. Tufts, X. Yu, T. Truong, M.-T. Shih, and X. Yin. Fourier analysis and signal processing by use of the mobius inversion formula. IEEE Transactions on Acoustics, Speech, and Signal Processing, 38(3):458--470, Mar 1990.

[14]

B. Shim, S. R. Sridhara, and N. R. Shanbhag. Reliable low-power digital signal processing via reduced precision redundancy. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(5):497--510, May 2004.

Digital Library

[15]

J. M. Tour and D. K. James. Molecular electronic computing architectures: A review. In I. Goddard, W. A., D. W. Brenner, S. E. Lyshevski, and G. J. Iafrate, editors, Handbook of Nanoscience, Engineering and Technology, Second Edition, pages 5.1--5.28. CRC Press, New York, 2007.

[16]

L. Wang and N. R. Shanbhag. Low-power filtering via adaptive error-cancellation. IEEE Transactions on Signal Processing, 51:575--583, Feb. 2003.

Digital Library

[17]

Y. Yeh and S. Kuo. An optimization-based low-power voltage scaling technique using multiple supply voltages. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 5, pages 535--538, May 2001.

[18]

Y. Yeh, S. Kuo, and J. Jou. Converter-free multiple-voltage scaling techniques for low-power CMOS digital design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):172--176, Jan. 2001.

Digital Library

Cited By

Menon HDiffenderfer JGeorgakoudis GLaguna ILam MOsei-Kuffuor DParasyris KVanover J(2023)Approximate High-Performance Computing: A Fast and Energy-Efficient Computing Paradigm in the Post-Moore EraIT Professional10.1109/MITP.2023.325464225:2(7-15)Online publication date: 1-Mar-2023
https://dl.acm.org/doi/10.1109/MITP.2023.3254642
Xiang YLi LYuan SZhou WGuo B(2021)Metrics, Noise Propagation Models, and Design Framework for Floating-Point Approximate ComputingIEEE Access10.1109/ACCESS.2021.30535789(71039-71052)Online publication date: 2021
https://doi.org/10.1109/ACCESS.2021.3053578
Huang JNandha Kumar TAbbas H(2020)Simulation-Based Evaluation of Approximate Adders for Image Processing Using Voltage Overscaling Method2020 IEEE 5th International Conference on Signal and Image Processing (ICSIP)10.1109/ICSIP49896.2020.9339354(499-505)Online publication date: 23-Oct-2020
https://doi.org/10.1109/ICSIP49896.2020.9339354
Show More Cited By

Index Terms

Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits

Recommendations

Minimum-Energy Operation Via Error Resiliency

Error resiliency has demonstrated significant robustness and energy benefits in superthreshold performance-constrained applications (Shanbhag, Proc. Des. Autom. Conf., Jun. 2010). In this letter, we study the impact of error resiliency, in particular ...
Performance evaluation of energy efficient ethernet

Until very recently, energy efficiency has received little attention in many wired communications environments. For example, in most current Ethernet standards the transmitter and receiver operate at full power even when no data is being sent. However, ...
A highly energy-efficient, area-efficient switching scheme for SAR ADC in biomedical applications
Abstract
Successive approximation register (SAR) analogue-to-digital converter (ADC) is a good choice for low-power applications owing to its high energy-efficiency. However, in the biomedical applications which require ultra-low power consumption, the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems

October 2008

274 pages

ISBN:9781605584690

DOI:10.1145/1450095

Program Chair:
Erik Altman
IBM

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWEEK 08

Sponsor:

ESWEEK 08: Fourth Embedded Systems Week

October 19 - 24, 2008

GA, Atlanta, USA

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

65
Total Citations
View Citations
527
Total Downloads

Downloads (Last 12 months)13
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Menon HDiffenderfer JGeorgakoudis GLaguna ILam MOsei-Kuffuor DParasyris KVanover J(2023)Approximate High-Performance Computing: A Fast and Energy-Efficient Computing Paradigm in the Post-Moore EraIT Professional10.1109/MITP.2023.325464225:2(7-15)Online publication date: 1-Mar-2023
https://dl.acm.org/doi/10.1109/MITP.2023.3254642
Xiang YLi LYuan SZhou WGuo B(2021)Metrics, Noise Propagation Models, and Design Framework for Floating-Point Approximate ComputingIEEE Access10.1109/ACCESS.2021.30535789(71039-71052)Online publication date: 2021
https://doi.org/10.1109/ACCESS.2021.3053578
Huang JNandha Kumar TAbbas H(2020)Simulation-Based Evaluation of Approximate Adders for Image Processing Using Voltage Overscaling Method2020 IEEE 5th International Conference on Signal and Image Processing (ICSIP)10.1109/ICSIP49896.2020.9339354(499-505)Online publication date: 23-Oct-2020
https://doi.org/10.1109/ICSIP49896.2020.9339354
Engel MMarwedel P(2020)Soft Error Handling for Embedded Systems using Compiler-OS InteractionDependable Embedded Systems10.1007/978-3-030-52017-5_2(33-55)Online publication date: 10-Dec-2020
https://doi.org/10.1007/978-3-030-52017-5_2
Leipnitz MNazar G(2019)High-Level Synthesis of Approximate Designs under Real-Time ConstraintsACM Transactions on Embedded Computing Systems10.1145/335818218:5s(1-21)Online publication date: 7-Oct-2019
https://dl.acm.org/doi/10.1145/3358182
Nepal KHashemi STann HBahar RReda S(2019)Automated High-Level Generation of Low-Power Approximate Computing CircuitsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2016.25982837:1(18-30)Online publication date: 1-Jan-2019
https://doi.org/10.1109/TETC.2016.2598283
Huang JKumar TAbbas HLombardi F(2019)Approximate computing using frequency upscalingIET Circuits, Devices & Systems10.1049/iet-cds.2018.542213:7(1018-1026)Online publication date: 23-Oct-2019
https://doi.org/10.1049/iet-cds.2018.5422
Huang JKumar TAbbas H(2018)A promising power-saving technique: Approximate computing2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)10.1109/ISCAIE.2018.8405486(285-290)Online publication date: Apr-2018
https://doi.org/10.1109/ISCAIE.2018.8405486
Junqi HKumar TAbbas HLombardi F(2017)Simulation-based evaluation of frequency upscaled operation of exact/approximate ripple carry adders2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)10.1109/DFT.2017.8244437(1-6)Online publication date: Oct-2017
https://doi.org/10.1109/DFT.2017.8244437
Khan MShafique MHenkel JKhan MShafique MHenkel J(2017)Conclusion and Future OutlookEnergy Efficient Embedded Video Processing Systems10.1007/978-3-319-61455-7_7(201-209)Online publication date: 19-Sep-2017
https://doi.org/10.1007/978-3-319-61455-7_7
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten