Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Analytical estimation of signal transition activity from word-level statistics

Published: 01 November 2006 Publication History

Abstract

Presented in this paper is a novel methodology to determine the average number of transitions in a signal from its word-level statistical description. The proposed methodology employs: (1) high-level signal statistics, (2) a statistical signal generation model, and (3) the signal encoding (or number representation) to estimate the transition activity for that signal. In particular, the signal statistics employed are mean (μ), variance (σ2), and autocorrelation (ρ). The signal generation models considered are autoregressive moving-average (ARMA) models. The signal encoding includes unsigned, one's complement, two's complement, and sign-magnitude representations. First, the foilowing exact relation between the transition activity (ti), bit-level probability (pi), and the bit-level autocorrelation (ρi) for a single bit signal bi is derived: ti=2pi (1-pi)(1-ρi) (1). Next, two techniques are presented which employ the word-level signal statistics, the signal generation model, and the signal encoding to determine ρi (i=0, ···, B-1) in (1) for a B-bit signal. The word-level transition activity T is obtained as a summation over ti (i=0,···, B-1); where ti is obtained from (1). Simulation results for 16-bit signals generated via ARMA models indicate that an error in T of less than 2% can be achieved. Employing AR(1) and MA(10) models for audio and video signals, the proposed method results in errors of less than 10%. Both analysis and simulations indicate the sign-magnitude representation to have lower transition activity than unsigned, ones' complement, or two's complement. Finally, the proposed method is employed in estimation of transition activity in digital signal processing (DSP) hardware. Signal statistics are propagated through various DSP operators such as adders, multipliers, multiplexers, and delays, and then the transition activity T is calculated. Simulation results with ARMA inputs show that errors less than 4% are achievable in the estimation of the total transition activity in the filters. Furthermore, the transpose form structure is shown to have fewer signal transitions as compared to the direct form structure for the same input

Cited By

View all
  • (2021)DEFProceedings of the 26th Asia and South Pacific Design Automation Conference10.1145/3394885.3431576(703-708)Online publication date: 18-Jan-2021
  • (2015)Imprecise Datapath DesignACM Transactions on Reconfigurable Technology and Systems10.1145/26295278:2(1-23)Online publication date: 17-Mar-2015
  • (2011)Power estimation of dividers implemented in FPGAsProceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI10.1145/1973009.1973072(313-318)Online publication date: 2-May-2011
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 16, Issue 7
November 2006
138 pages

Publisher

IEEE Press

Publication History

Published: 01 November 2006

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 17 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2021)DEFProceedings of the 26th Asia and South Pacific Design Automation Conference10.1145/3394885.3431576(703-708)Online publication date: 18-Jan-2021
  • (2015)Imprecise Datapath DesignACM Transactions on Reconfigurable Technology and Systems10.1145/26295278:2(1-23)Online publication date: 17-Mar-2015
  • (2011)Power estimation of dividers implemented in FPGAsProceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI10.1145/1973009.1973072(313-318)Online publication date: 2-May-2011
  • (2011)Simultaneous scheduling, allocation, binding, re-ordering, and encoding for crosstalk pattern minimization during high-level synthesisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.203186419:2(217-226)Online publication date: 1-Feb-2011
  • (2009)Partitioning and gating technique for low-power multiplication in video processing applicationsMicroelectronics Journal10.1016/j.mejo.2009.03.00640:11(1582-1589)Online publication date: 1-Nov-2009
  • (2007)Switching activity models for power estimation in FPGA multipliersProceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications10.5555/1764631.1764655(201-213)Online publication date: 27-Mar-2007
  • (2007)A path based modeling approach for dynamic power estimationProceedings of the 17th ACM Great Lakes symposium on VLSI10.1145/1228784.1228922(588-593)Online publication date: 11-Mar-2007
  • (2006)Models for Architectural Power and Power Grid Noise Analysis on Data BusJournal of VLSI Signal Processing Systems10.1007/s11265-006-4176-244:1-2(25-46)Online publication date: 1-Aug-2006
  • (2006)Partial bus-invert bus encoding schemes for low-power DSP systems considering inter-wire capacitanceProceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/11847083_17(169-180)Online publication date: 13-Sep-2006
  • (2005)A cost-effective encryption scheme for color imagesReal-Time Imaging10.1016/j.rti.2005.05.00211:5-6(454-464)Online publication date: 1-Oct-2005
  • Show More Cited By

View Options

View options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media