Cited By
View all- Lin YLi YFang DMadhusudan MSapatnekar SHarjani RHu JBolchini CO'Connor IVerbauwhede IWille R(2022)Are analytical techniques worthwhile for analog IC placement?Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3539891(154-159)Online publication date: 14-Mar-2022
- Li YLin YMadhusudan MSharma ASapatnekar SHarjani RHu J(2022)Performance-driven Wire Sizing for Analog Integrated CircuitsACM Transactions on Design Automation of Electronic Systems10.1145/355954228:2(1-23)Online publication date: 24-Dec-2022
- Dhar TPoojary JLi YKunal KMadhusudan MSharma AManasi SHu JHarjani RSapatnekar S(2021)Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning ModelsProceedings of the 26th Asia and South Pacific Design Automation Conference10.1145/3394885.3431547(158-163)Online publication date: 18-Jan-2021
- Show More Cited By