Geometry Independent Wirelength Estimation Method in VLSI Routing
Abstract
Index Terms
- Geometry Independent Wirelength Estimation Method in VLSI Routing
Recommendations
Estimation of wirelength reduction for λ-geometry vs. manhattan placement and routing
SLIP '03: Proceedings of the 2003 international workshop on System-level interconnect predictionλ-geometry routing has recently received much attention due to the potential for reduced interconnect length in comparison to today's prevalent Manhattan routing. An accurate cost-benefit analysis of λ-geometry routing is impossible without good ...
Wirelength-driven force-directed 3D FPGA placement
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIIn this paper, a wirelength-driven force-directed three-dimension (3-D) Field Programmable Gate Arrays (FPGA) placement algorithm (3D-WFP) is presented. The algorithm is composed of three stages: Overlap permitted force-directed 2-D placement, ...
The ISPD global routing benchmark suite
ISPD '08: Proceedings of the 2008 international symposium on Physical designThis paper describes the ISPD global routing benchmark suite and related contests. Total 16 global routing benchmarks are produced from the ISPD placement contest benchmark suite using a variety of publicly available academic placement tools. The ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in