Cited By
View all- Dong MQiu ZPan WZhang HKong CJin HYang JMohsenin TZhao WChen YMutlu O(2020)Dual-Plane Switch Architecture for Time-Triggered EthernetProceedings of the 2020 on Great Lakes Symposium on VLSI10.1145/3386263.3407597(375-379)Online publication date: 7-Sep-2020
- Li ZWan HDeng YZhao XGao YSong XGu M(2019)Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking SwitchesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.288399639:1(185-198)Online publication date: 20-Dec-2019
- Even GMedina M(2017)Online Packet-Routing in Grids with Bounded BuffersAlgorithmica10.1007/s00453-016-0177-078:3(819-868)Online publication date: 1-Jul-2017
- Show More Cited By