Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Channel Parameter and Read Reference Voltages Estimation in 3-D NAND Flash Memory Using Unsupervised Learning Algorithms

Published: 21 August 2023 Publication History

Abstract

In 3-D NAND flash memory, the channel is always offset due to the complicated interference from the program/erase (PE), including the data retention and layer interference, so that the channel estimation is desired. However, due to the physical structure of 3-D flash memory, there exists significant variation in channel parameters and inconsistent channel offsets among different wordlines. As a result, the process of estimating channel parameters for each individual wordline typically requires a considerable amount of computational resources, resulting in the high latency of system, which becomes a new challenge. To tackle this problem, two unsupervised learning algorithms are proposed to estimate the channel parameters, based on analyzing the error distribution in 3-D flash memory. To address the longer read latency introduced by the unsupervised learning algorithm for the channel estimation, we further propose a low-latency detection algorithm, which first detects whether the current channel needs to be updated. In the event that an update is required, the algorithm only periodically estimates the channel parameters during system idle times, resulting in a more efficient and streamlined process. Compared to the existing methods, the proposed algorithms can efficiently estimate channel parameters with lower-computational complexity. Moreover, combining with the search algorithm, a correction scheme is proposed to minimize the error between the estimated read reference voltage (RRV) and the optimal RRV in the actual device. Theoretical analysis and simulation results demonstrate that the proposed method can improve the lifetime of flash memory and reduces the number of read retries.

References

[1]
K. Yong and L. Chang, “Error diluting: Exploiting 3-D NAND flash process variation for efficient read on LDPC-based SSDs,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 11, pp. 3467–3478, Nov. 2020.
[2]
M. Zhang, F. Wu, Q. Yu, W. Liu, Y. Wang, and C. Xie, “Exploiting error characteristic to optimize read voltage for 3-D NAND flash memory,” IEEE Trans. Electron Devices, vol. 67, no. 12, pp. 5490–5496, Dec. 2020.
[3]
Q. Liet al., “Shaving retries with sentinels for fast read over high-density 3D flash,” in Proc. 53rd Annu. IEEE/ACM Int. Symp. Microarchit., 2020, pp. 483–495.
[4]
S. K. Park and J. Moon, “Characterization of inter-cell interference in 3D NAND flash memory,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 68, no. 3, pp. 1183–1192, Mar. 2021.
[5]
C. Kimet al., “A 512-Gb 3-b/cell 64-stacked WL 3-D-NAND flash memory,” IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 124–133, Jan. 2018.
[6]
H. Yong, J. Lee, and J.-S. Kim, “Design and implementation of virtual stream management for NAND flash-based storage,” IEEE Trans. Consum. Electron., vol. 67, no. 2, pp. 149–157, May 2021.
[7]
W. Sun and J. Zheng, “A discrete detection and decoding of MLC NAND flash memory with retention noise,” IEEE Access, vol. 8, pp. 60626–60636, 2020.
[8]
Y. Bu, Y. Fang, G. Zhang, and J. Cheng, “Achievable-rate-aware retention-error correction for multi-level-cell NAND flash memory,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 41, no. 10, pp. 3438–3451, Oct. 2022.
[9]
W. Lee, M. Kang, S. Hong, and S. Kim, “Interpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 27, no. 9, pp. 2033–2045, Sep. 2019.
[10]
Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, “Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation,” Proc. ACM. Meas Anal. Comput. Syst., vol. 2, no. 3, pp. 1–48, 2018.
[11]
Z. Mei, K. Cai, and X. He, “Deep learning-aided dynamic read thresholds design for multi-level-cell flash memories,” IEEE Trans. Commun., vol. 68, no. 5, pp. 2850–2862, May 2020.
[12]
C. Wang, J. Li, L. Kong, F. Shu, and F. C. M. Lau, “Adaptive 2-D scheduling-based nonbinary majority-logic decoding for NAND flash memory,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 7, pp. 1349–1353, Jul. 2020.
[13]
R. He, H. Hu, C. Xiong, and G. Han, “Artificial neural network assisted error correction for MLC NAND flash memory,” Micromachines, vol. 12, no. 8, p. 879, 2021.
[14]
Q. Li, L. Shi, Y. Cui, and C. J. Xue, “Exploiting asymmetric errors for LDPC decoding optimization on 3D NAND flash memory,” IEEE Trans. Comput., vol. 69, no. 4, pp. 475–488, Apr. 2020.
[15]
L. Yang, Q. Wang, Q. Li, X. Yu, J. He, and Z. Huo, “Gradual channel estimation method for TLC NAND flash memory,” IEEE Embedded Syst. Lett., vol. 14, no. 1, pp. 7–10, Mar. 2022.
[16]
Z. Fan, G. Cai, G. Han, W. Liu, and Y. Fang, “Cell-state-distribution-assisted threshold voltage detector for NAND flash memory,” IEEE Commun. Lett., vol. 23, no. 4, pp. 576–579, Apr. 2019.
[17]
D.-H. Lee and W. Sung, “Estimation of NAND flash memory threshold voltage distribution for optimum soft-decision error correction,” IEEE Trans. Signal Process, vol. 61, no. 2, pp. 440–449, Jan. 2013.
[18]
B. Peleato, R. Agarwal, J. M. Cioffi, M. Qin, and P. H. Siegel, “Adaptive read thresholds for NAND flash,” IEEE Trans. Commun., vol. 63, no. 9, pp. 3069–3081, Sep. 2015.
[19]
D.-H. Lee and W. Sung, “Decision directed estimation of threshold voltage distribution in NAND flash memory,” IEEE Trans. Signal Process, vol. 62, no. 4, pp. 919–927, Feb. 2014.
[20]
C. A. Aslam, Y. L. Guan, and K. Cai, “Decision-directed retention-failure recovery with channel update for MLC NAND flash memory,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 1, pp. 353–365, Jan. 2018.
[21]
Y. Cai, Y. Luo, E. F. Haratsch, K. Mai, and O. Mutlu, “Data retention in MLC NAND flash memory: Characterization, optimization, and recovery,” in Proc. IEEE 21st Int. Symp. High Perform. Comput. Archit. (HPCA), Feb. 2015, pp. 551–563.
[22]
Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, “Error characterization, mitigation, and recovery in flash-memory-based solid-state drives,” Proc. IEEE, vol. 105, no. 9, pp. 1666–1704, Sep. 2017.
[23]
L. Dai, Y. Fang, L. Guan, and M. Guizani, “Design of protograph LDPC-coded MIMO-VLC systems with generalized spatial modulation,” 2022, arXiv:2210.16007.
[24]
T. Nakamura, Y. Deguchi, and K. Takeuchi, “Adaptive artificial neural network-coupled LDPC ECC as universal solution for 3-D and 2-D, charge-trap and floating-gate NAND flash memories,” IEEE J. Solid-State Circuits, vol. 54, no. 3, pp. 745–754, Mar. 2019.
[25]
H. Li, “Modeling of threshold voltage distribution in NAND flash memory: A Monte Carlo method,” IEEE Trans. Electron Devices, vol. 63, no. 9, pp. 3527–3532, Sep. 2016.
[26]
Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, “Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling,” in Proc. Des. Autom. Test Eur. Conf. Exhibit., Mar. 2013, pp. 1285–1290.
[27]
J. Wanget al., “Enhanced precision through multiple reads for LDPC decoding in flash memories,” IEEE J. Sel. Areas Commun., vol. 32, no. 5, pp. 880–891, May 2014.
[28]
J. Peng, Q. Wang, X. Fu, and Z. Huo, “Dynamic LLR scheme based on EM algorithm for LDPC decoding in NAND flash memory,” IEICE Electron. Exp., vol. 14, no. 18, pp. 1–8, 2017.
[29]
Y. Luo, Architectural Techniques for Improving NAND Flash Memory Reliability, Carnegie Mellon Univ., Pittsburgh, PA, USA, 2018.
[30]
Y. Cai, Y. Luo, S. Ghose, and O. Mutlu, “Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery,” in Proc. 45th Annu. IEEE/IFIP Int. Conf. Depend. Syst. Netw. (DSN), 2015, pp. 438–449.

Index Terms

  1. Channel Parameter and Read Reference Voltages Estimation in 3-D NAND Flash Memory Using Unsupervised Learning Algorithms
      Index terms have been assigned to the content through auto-classification.

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
      IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 43, Issue 1
      Jan. 2024
      401 pages

      Publisher

      IEEE Press

      Publication History

      Published: 21 August 2023

      Qualifiers

      • Research-article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 0
        Total Downloads
      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 19 Nov 2024

      Other Metrics

      Citations

      View Options

      View options

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media