research-article

ApproxFTL: On the Performance and Lifetime Improvement of 3-D NAND Flash-Based SSDs

Authors:

Chun Jason Xue,

Jun YangAuthors Info & Claims

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 37, Issue 10

Pages 1957 - 1970

https://doi.org/10.1109/TCAD.2017.2782765

Published: 01 October 2018 Publication History

Abstract

3-D NAND flash is one of the most prospective advances in flash memory industry. While 3-D flash improves cell density and reduces lithography cost through die stacking, it suffers from severe program disturbance, which leads to significant performance and lifetime degradation for 3-D flash-based SSDs. To address the above challenge, we propose ApproxFTL, an approximate-write aware flash translation layer design, that uses approximate-write operations to store error-resilient data of modern applications. By reducing the maximal threshold voltage and tightening the guard bands between multilevel cell states, approximate write operations not only finish early but also exhibit large disturbance reduction, which can be exploited to alleviate disturbance in physical blocks that save both precise and approximate data. ApproxFTL maximizes the disturbance mitigation through approximate-write aware data placement, wear leveling, and garbage collection enhancements. Our experimental results show that ApproxFTL, while preserving high data quality, improves the read and write response time of flash accesses by 41.38% and 45.64% on average, respectively, and extends the lifetime of 3-D flash-based SSDs by 5.75% when comparing to the state-of-the-art.

References

[1]

R. Micheloni, 3D Flash Memories . Amsterdam, The Netherlands: Springer, 2016.

Digital Library

[2]

T.-H. E. Yeh, “ Z-interference and Z-disturbance in vertical gate-type 3-D NAND,” IEEE Trans. Electron Devices, vol. Volume 63, no. Issue 3, pp. 1047–1053, 2016.

[3]

S. Aritome, “ Advanced DC-SF cell technology for 3-D NAND flash,” IEEE Trans. Electron Devices, vol. Volume 60, no. Issue 4, pp. 1327–1333, 2013.

[4]

C.-H. Hung, “ A highly scalable vertical gate (VG) 3D NAND flash with robust program disturb immunity using a novel PN diode decoding structure,” in Proc. Symp. VLSI Technol. (VLSIT), Honolulu, HI, USA, 2011, pp. 68–69.

[5]

Y. Wang, Z. Shao, H. C. B. Chan, L. A. D. Bathen, and N. D. Dutt, “ A reliability enhanced address mapping strategy for three-dimensional (3-D) NAND flash memory,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. Volume 22, no. Issue 11, pp. 2402–2410, 2014.

[6]

Y.-M. Chang, Y.-H. Chang, T.-W. Kuo, Y.-C. Li, and H.-P. Li, “ Disturbance relaxation for 3D flash memory,” IEEE Trans. Comput., vol. Volume 65, no. Issue 5, pp. 1467–1483, 2016.

Digital Library

[7]

Y.-M. Chang, “ On relaxing page program disturbance over 3D MLC flash memory,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Austin, TX, USA, 2015, pp. 479–486.

Digital Library

[8]

H.-S. Chang, Y.-H. Chang, T.-W. Kuo, Y.-M. Chang, and H.-P. Li, “ A disturbance-aware sub-block design to improve reliability of 3D MLC flash memory,” in Proc. 11th IEEE/ACM/IFIP Int. Conf. Hardw. Softw. Codesign Syst. Synth., Pittsburgh, PA, USA, 2016, pp. 1–10.

Digital Library

[9]

A. Sampson, J. Nelson, K. Strauss, and L. Ceze, “ Approximate storage in solid-state memories,” ACM Trans. Comput. Syst., vol. Volume 32, no. Issue 3, p. pp.9, 2014.

Digital Library

[10]

H. Tanaka, “ Bit cost scalable technology with punch and plug process for ultra high density flash memory,” in Proc. IEEE Symp. VLSI Technol., Kyoto, Japan, 2007, pp. 14–15.

[11]

D. Kang, “ 256 Gb 3 b/cell V-NAND flash memory with 48 stacked WL layers,” IEEE J. Solid-State Circuits, vol. Volume 52, no. Issue 1, pp. 210–217, 2017.

[12]

W. Kim, “ Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage,” in Proc. Symp. VLSI Technol., Honolulu, HI, USA, 2009, pp. 188–189.

[13]

H.-T. Lue, S.-H. Chen, Y.-H. Shih, K.-Y. Hsieh, and C.-Y. Lu, “ Overview of 3D NAND flash and progress of vertical gate (VG) architecture,” in Proc. IEEE 11th Int. Conf. Solid State Integr. Circuit Technol. (ICSICT), Xi'an, China, 2012, pp. 1–4.

[14]

C.-C. Hsieh, “ Study of the interference and disturb mechanisms of split-page 3D vertical gate (VG) NAND flash and optimized programming algorithms for multi-level cell (MLC) storage,” in Proc. Symp. VLSI Technol. (VLSIT), Kyoto, Japan, 2013, pp. T156–T157.

[15]

G. Wang, “ Low-cost low-power ASIC solution for both DAB+ and DAB audio decoding,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. Volume 22, no. Issue 4, pp. 913–921, 2014.

Digital Library

[16]

H.-S. Chang, Y.-H. Chang, T.-W. Kuo, and H.-P. Li, “ A light-weighted software-controlled cache for PCM-based main memory systems,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Austin, TX, USA, 2015, pp. 22–29.

Digital Library

[17]

Y. Cai, O. Mutlu, E. F. Haratsch, and K. Mai, “ Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation,” in Proc. IEEE 31st Int. Conf. Comput. Design (ICCD), Asheville, NC, USA, 2013, pp. 123–130.

[18]

J.-D. Lee, S.-H. Hur, and J.-D. Choi, “ Effects of floating-gate interference on NAND flash memory cell operation,” IEEE Electron Device Lett., vol. Volume 23, no. Issue 5, pp. 264–266, 2002.

[19]

Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, “ Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis,” in Proc. Conf. Design Autom. Test Europe, Dresden, Germany, 2012, pp. 521–526.

Digital Library

[20]

Y. Cai, “ Vulnerabilities in MLC NAND flash memory programming: Experimental analysis, exploits, and mitigation techniques,” in Proc. IEEE Int. Symp. High Perform. Comput. Archit. (HPCA), Austin, TX, USA, 2017, pp. 49–60.

[21]

S. Liu, K. Pattabiraman, T. Moscibroda, and B. G. Zorn, “ Flikker: Saving DRAM refresh-power through critical data partitioning,” ACM SIGPLAN Notices, vol. Volume 47, no. Issue 4, pp. 213–224, 2012.

Digital Library

[22]

A. Sampson, “ EnerJ: Approximate data types for safe and general low-power computation,” ACM SIGPLAN Notices, vol. Volume 46, no. Issue 6, pp. 164–174, 2011.

Digital Library

[23]

H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, “ Architecture support for disciplined approximate programming,” ACM SIGPLAN Notices, vol. Volume 47, no. Issue 4, pp. 301–312, 2012.

Digital Library

[24]

Q. Guo, K. Strauss, L. Ceze, and H. S. Malvar, “ High-density image storage using approximate memory cells,” ACM SIGPLAN Notices, vol. Volume 51, no. Issue 4, pp. 413–426, 2016.

Digital Library

[25]

D. Jevdjic, K. Strauss, L. Ceze, and H. S. Malvar, “ Approximate storage of compressed and encrypted videos,” in Proc. 22nd Int. Conf. Archit. Support Program. Lang. Oper. Syst., 2017, pp. 361–373.

Digital Library

[26]

D. S. Khudia, B. Zamirai, M. Samadi, and S. Mahlke, “ Rumba: An online quality management system for approximate computing,” in Proc. ACM/IEEE 42nd Annu. Int. Symp. Comput. Archit. (ISCA), Portland, OR, USA, 2015, pp. 554–566.

Digital Library

[27]

H.-S. Lee, H.-S. Yun, and D.-H. Lee, “ HFTL: Hybrid flash translation layer based on hot data identification for flash memory,” IEEE Trans. Consum. Electron., vol. Volume 55, no. Issue 4, pp. 2005–2011, 2009.

Digital Library

[28]

M.-L. Chiao and D.-W. Chang, “ ROSE: A novel flash translation layer for NAND flash memory based on hybrid address translation,” IEEE Trans. Comput., vol. Volume 60, no. Issue 6, pp. 753–766, 2011.

Digital Library

[29]

S. Lee, J. Park, K. Fleming, Arvind, and J. Kim, “ Improving performance and lifetime of solid-state drives using hardware-accelerated compression,” IEEE Trans. Consum. Electron., vol. Volume 57, no. Issue 4, pp. 1732–1739, 2011.

[30]

F. Chen, T. Luo, and X. Zhang, “ CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives,” in Proc. FAST, vol. Volume 11 . San Jose, CA, USA, 2011, pp. 77–90.

Digital Library

[31]

A. Gupta, Y. Kim, and B. Urgaonkar, “ DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings,” ACM SIGPLAN Notices, vol. Volume 44, no. Issue 3, pp. 229–240, 2009.

Digital Library

[32]

X. Xu and H. H. Huang, “ Exploring data-level error tolerance in high-performance solid-state drives,” IEEE Trans. Rel., vol. Volume 64, no. Issue 1, pp. 15–30, 2015.

[33]

J. Jeong, S. S. Hahn, S. Lee, and J. Kim, “ Improving NAND endurance by dynamic program and erase scaling,” in Proc. HotStorage, San Jose, CA, USA, 2013, pp. 1–5.

Digital Library

[34]

L. Shi, “ Retention trimming for lifetime improvement of flash memory storage systems,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. Volume 35, no. Issue 1, pp. 58–71, 2016.

Digital Library

[35]

D.-S. Byeon, “ An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology,” in IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers (ISSCC), San Francisco, CA, USA, 2005, pp. 46–47.

[36]

Y. Pan, G. Dong, and T. Zhang, “ Exploiting memory device wear-out dynamics to improve NAND flash memory system performance,” in Proc. FAST, vol. Volume 11 . San Jose, CA, USA, 2011, pp. 245–258.

Digital Library

[37]

N. Mielke, “ Bit error rate in NAND flash memories,” in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Phoenix, AZ, USA, 2008, pp. 9–19.

[38]

, Stress-Test-Driven Qualification of Integrated Circuits, JEDEC Standard JESD47J.01, 2007, pp. 1–26.

[39]

J.-U. Kang, J. Hyun, H. Maeng, and S. Cho, “ The multi-streamed solid-state drive,” in Proc. HotStorage, 2014, pp. 1–5.

Digital Library

[40]

L. M. Grupp, J. D. Davis, and S. Swanson, “ The harey tortoise: Managing heterogeneous write performance in SSDs,” in Proc. USENIX Annu. Tech. Conf., San Jose, CA, USA, 2013, pp. 79–90.

Digital Library

[41]

L. Shi, “ Exploiting process variation for write performance improvement on NAND flash memory storage systems,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. Volume 24, no. Issue 1, pp. 334–337, 2016.

[42]

G. Yadgar, E. Yaakobi, and A. Schuster, “ Write once, get 50% free: Saving SSD erase costs using WOM codes,” in Proc. FAST, Santa Clara, CA, USA, 2015, pp. 257–271.

Digital Library

[43]

S. Im and D. Shin, “ ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer,” J. Syst. Archit., vol. Volume 56, no. Issue 12, pp. 641–653, 2010.

Digital Library

[44]

L.-P. Chang, “ Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs,” in Proc. Asia South Pac. Design Autom. Conf. (ASPDAC), Seoul, South Korea, 2008, pp. 428–433.

Digital Library

[45]

X. Jimenez, D. Novo, and P. Ienne, “ Wear unleveling: Improving NAND flash lifetime by balancing page endurance,” in Proc. FAST, vol. Volume 14 . Santa Clara, CA, USA, 2014, pp. 47–59.

Digital Library

[46]

S. Odeh and Y. Cassuto, “ NAND flash architectures reducing write amplification through multi-write codes,” in Proc. 30th Symp. Mass Storage Syst. Technol. (MSST), Santa Clara, CA, USA, 2014, pp. 1–10.

[47]

Y. Luo, Y. Cai, S. Ghose, J. Choi, and O. Mutlu, “ WARM: Improving NAND flash memory lifetime with write-hotness aware retention management,” in Proc. 31st Symp. Mass Stor. Syst. Technol. (MSST), Santa Clara, CA, USA, 2015, pp. 1–14.

[48]

R. Chen, Y. Wang, D. Liu, Z. Shao, and S. Jiang, “ Heating dispersal for self-healing NAND flash memory,” IEEE Trans. Comput., vol. Volume 66, no. Issue 2, pp. 361–367, 2017.

Digital Library

[49]

R. Chen, “ Image-content-aware i/o optimization for mobile virtualization,” ACM Trans. Embedded Comput. Syst., vol. Volume 16, no. Issue 1, p. pp.12, 2016.

Digital Library

[50]

R. Chen, Y. Wang, and Z. Shao, “ Dheating: Dispersed heating repair for self-healing NAND flash memory,” in Proc. 9th IEEE/ACM/IFIP Int. Conf. Hardw. Softw. Codesign Syst. Synth., Montreal, QC, Canada, 2013, pp. 1–10.

Digital Library

[51]

Y. Hu, “ Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity,” in Proc. Int. Conf. Supercomput., Tucson, AZ, USA, 2011, pp. 96–107.

Digital Library

[52]

J.-W. Im, “ 7.2 a 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate,” in Proc. IEEE Int. Solid State Circuits Conf. (ISSCC), San Francisco, CA, USA, 2015, pp. 1–3.

[53]

Y. Hu, “ Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation,” in Proc. IEEE 26th Symp. Mass Stor. Syst. Technol. (MSST), 2010, pp. 1–12.

Digital Library

[54]

V. K. Chippa, S. T. Chakradhar, K. Roy, and A. Raghunathan, “ Analysis and characterization of inherent application resilience for approximate computing,” in Proc. 50th Annu. Design Autom. Conf., Austin, TX, USA, 2013, pp. 113–121.

Digital Library

Cited By

Yao XLi QLin KGan XZhang JGao CShen ZXu QYang CXue J(2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
https://dl.acm.org/doi/10.1145/3677044
Liu RChen JChen PLong LXiong ALiu D(2024)Hi-ZNS: High Space Efficiency and Zero-Copy LSM-Tree Based Stores on ZNS SSDsProceedings of the 53rd International Conference on Parallel Processing10.1145/3673038.3673096(1217-1226)Online publication date: 12-Aug-2024
https://dl.acm.org/doi/10.1145/3673038.3673096
Lee WKang MKim S(2024)Highly VM-Scalable SSD in Cloud Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.330557343:1(113-126)Online publication date: 1-Jan-2024
https://dl.acm.org/doi/10.1109/TCAD.2023.3305573
Show More Cited By

Recommendations

FlexFS: a flexible flash file system for MLC NAND flash memory
USENIX'09: Proceedings of the 2009 conference on USENIX Annual technical conference

The multi-level cell (MLC) NAND flash memory technology enables multiple bits of information to be stored on a single cell, thus making it possible to increase the density of the memory without increasing the die size. For most MLC flash memories, each ...
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems

Phase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Volume 37, Issue 10

October 2018

270 pages

ISSN:0278-0070

Issue’s Table of Contents

Copyright © 2018.

Publisher

IEEE Press

Publication History

Published: 01 October 2018

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 29 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Yao XLi QLin KGan XZhang JGao CShen ZXu QYang CXue J(2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
https://dl.acm.org/doi/10.1145/3677044
Liu RChen JChen PLong LXiong ALiu D(2024)Hi-ZNS: High Space Efficiency and Zero-Copy LSM-Tree Based Stores on ZNS SSDsProceedings of the 53rd International Conference on Parallel Processing10.1145/3673038.3673096(1217-1226)Online publication date: 12-Aug-2024
https://dl.acm.org/doi/10.1145/3673038.3673096
Lee WKang MKim S(2024)Highly VM-Scalable SSD in Cloud Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.330557343:1(113-126)Online publication date: 1-Jan-2024
https://dl.acm.org/doi/10.1109/TCAD.2023.3305573
Ghosh SRaha ARaghunathan V(2023)Energy-Efficient Approximate Edge Inference SystemsACM Transactions on Embedded Computing Systems10.1145/358976622:4(1-50)Online publication date: 31-Mar-2023
https://dl.acm.org/doi/10.1145/3589766
Cui JZeng ZHuang JYuan WYang L(2023)Improving 3-D NAND SSD Read Performance by Parallelizing Read-RetryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319125642:3(768-780)Online publication date: 1-Mar-2023
https://dl.acm.org/doi/10.1109/TCAD.2022.3191256
Ma CZhou ZHan LShen ZWang YChen RShao Z(2022)Rebirth-FTL: Lifetime Optimization via Approximate Storage for NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.312317741:10(3276-3289)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/TCAD.2021.3123177
Pan YChen HZhao JXu Y(2021)HCFTL: A Locality-Aware Flash Translation Layer for Efficient Address TranslationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.311214241:8(2477-2489)Online publication date: 13-Sep-2021
https://dl.acm.org/doi/10.1109/TCAD.2021.3112142
Ma CWang YShen ZChen RWang ZShao Z(2020)MNFTLACM Transactions on Design Automation of Electronic Systems10.1145/339803725:6(1-19)Online publication date: 12-Aug-2020
https://dl.acm.org/doi/10.1145/3398037
Cui JLiu JHuang JZhu HYang LXue JJung C(2020)ApproxRefreshThe 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3372799.3394362(26-37)Online publication date: 16-Jun-2020
https://dl.acm.org/doi/10.1145/3372799.3394362
Khanbadr ABinesh Marvasti MAsghari SKhanbadr SRahmani A(2020)A novel method for victim block selection for NAND flash-based solid state drives based on scoringThe Journal of Supercomputing10.1007/s11227-020-03250-w76:12(10186-10211)Online publication date: 1-Dec-2020
https://dl.acm.org/doi/10.1007/s11227-020-03250-w
Show More Cited By

View Options

View options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents