Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization

Published: 01 November 2006 Publication History

Abstract

In this paper, we present a family of multiobjective hypergraph-partitioning algorithms based on the multilevel paradigm, which are capable of producing solutions in which both the cut and the maximum subdomain degree are simultaneously minimized. This type of partitionings are critical for existing and emerging applications in very large scale integration (VLSI) computer-aided design (CAD) as they allow to both minimize and evenly distribute the interconnects across the physical devices. Our experimental evaluation on the International Symposium on Physical Design (ISPD98) benchmark show that our algorithms produce solutions, which when compared against those produced by hMETIS have a maximum subdomain degree that is reduced by up to 36% while achieving comparable quality in terms of cut.

Cited By

View all
  • (2024)Minimum hypercut in (s, t)-planar hypergraphsJournal of Combinatorial Optimization10.1007/s10878-024-01231-w48:5Online publication date: 1-Dec-2024
  • (2023)Circuit design completion using graph neural networksNeural Computing and Applications10.1007/s00521-023-08346-x35:16(12145-12157)Online publication date: 17-Feb-2023
  • (2022)Alleviating datapath conflicts and design centralization in graph analytics accelerationProceedings of the 59th ACM/IEEE Design Automation Conference10.1145/3489517.3530524(901-906)Online publication date: 10-Jul-2022
  • Show More Cited By
  1. Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
      IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 25, Issue 3
      November 2006
      219 pages

      Publisher

      IEEE Press

      Publication History

      Published: 01 November 2006

      Author Tags

      1. Interconnect congestion
      2. multichip partitioning
      3. placement

      Qualifiers

      • Research-article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 19 Nov 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)Minimum hypercut in (s, t)-planar hypergraphsJournal of Combinatorial Optimization10.1007/s10878-024-01231-w48:5Online publication date: 1-Dec-2024
      • (2023)Circuit design completion using graph neural networksNeural Computing and Applications10.1007/s00521-023-08346-x35:16(12145-12157)Online publication date: 17-Feb-2023
      • (2022)Alleviating datapath conflicts and design centralization in graph analytics accelerationProceedings of the 59th ACM/IEEE Design Automation Conference10.1145/3489517.3530524(901-906)Online publication date: 10-Jul-2022
      • (2022)Bi-Objective Colored Traveling Salesman ProblemsIEEE Transactions on Intelligent Transportation Systems10.1109/TITS.2021.308662523:7(6326-6336)Online publication date: 1-Jul-2022
      • (2022)Hypergraph-partitioning-based online joint scheduling of tasks and dataThe Journal of Supercomputing10.1007/s11227-022-04460-078:14(16088-16117)Online publication date: 1-Sep-2022
      • (2021)swMETISProceedings of the 2021 ACM International Conference on Intelligent Computing and its Emerging Applications10.1145/3491396.3506500(146-151)Online publication date: 28-Dec-2021
      • (2021)Multi-topical authority sensitive influence maximization with authority based graph pruning and three-stage heuristic optimizationApplied Intelligence10.1007/s10489-021-02213-951:11(8432-8450)Online publication date: 1-Nov-2021
      • (2020)Understanding Graphs in EDAProceedings of the 2020 International Symposium on Physical Design10.1145/3372780.3378173(119-126)Online publication date: 30-Mar-2020
      • (2019)High Performance Graph Convolutional Networks with Applications in Testability AnalysisProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317838(1-6)Online publication date: 2-Jun-2019
      • (2016)Fragment Re-Allocation Strategy Based on Hypergraph for NoSQL Database SystemsInternational Journal of Grid and High Performance Computing10.4018/IJGHPC.20160701018:3(1-23)Online publication date: 1-Jul-2016
      • Show More Cited By

      View Options

      View options

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media