research-article

INVITED: A Modular Digital VLSI Flow for High-Productivity SoC Design

Authors:

Brucek Khailany,

Rangharajan Venkatesan,

Matthew Fojtik,

Alicia Klinefelter,

Michael Pellauer,

Nathaniel Pinckney,

Yakun Sophia Shao,

Shreesha Srinath,

Christopher Torng,

Brian ZimmerAuthors Info & Claims

2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

Pages 1 - 6

https://doi.org/10.1109/DAC.2018.8465897

Published: 24 June 2018 Publication History

Abstract

A high-productivity digital VLSI flow for designing complex SoCs is presented. The flow includes high-level synthesis tools, an object-oriented library of synthesizable SystemC and C++ components, and a modular VLSI physical design approach based on fine-grained globally asynchronous locally synchronous (GALS) clocking. The flow was demonstrated on a 16nm FinFET testchip targeting machine learning and computer vision.

References

[1]

AMBA ARM. 2010. Axi protocol specification (rev 2.0). (2010).

[2]

K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, S. Karandikar, B. Keller, D. Kim, and J. Koenig. 2016. The Rocket Chip Generator. Technical Report UCB/EECS-2016-17. University of California at Berkeley.

[3]

J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avizienis, J. Wawrzynek, and K. Asanovic. 2012. Chisel: Constructing Hardware in a Scala Embedded Language. In DAC’12. 1212–1221.

[4]

L.P. Carloni, K.L. McMillan, A. Saldanha, and A.L. Sangiovanni-Vincentelli. 1999. A methodology for correct-by-construction latency insensitive design. In DAC’99. 309–315.

[5]

Y.-H. Chen, T. Krishna, J. Emer, and V. Sze. 2016. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. In Proceedings of the International Solid State Circuits Conference. 262–263.

[6]

K.E. Fleming, M. Adler, M. Pellauer, A. Parashar, Arvind, and J.S. Emer. 2012. Leveraging latency-insensitivity to ease multiple FPGA design. In Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays (FPGA). 175–184.

[7]

D.A. Kamakshi, M. Fojtik, B. Khailany, S. Kudva, Y. Zhou, and B. Calhoun. 2016. Modeling and Analysis of Power Supply Noise Tolerance with Fine-grained GALS Adaptive Clocks. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[8]

B. Keller, M. Fojtik, and B. Khailany. 2015. A Pausible Bisynchronous FIFO for GALS Systems. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 1–8.

[9]

D. Lockhart, G. Zibrat, and C. Batten. 2014. PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research. In Proceedings of the International Symposium on Microarchitecture (MICRO). 280–292.

[10]

M.C. McFarland, A.C. Parker, and R. Camposano. 1990. The high-level synthesis of digital systems. Proc. IEEE 78, 2 (1990), 301–318.

[11]

R.S. Nikhil and K.R. Czeck. 2010. BSV by Example: The Next-generation Language for Electronic System Design. Bluespec.

[12]

L. Piccolboni, P. Mantovani, G. Guglielmo, and L.P. Carloni. 2017. COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators. ACM TECS 16, 5s (2017), 150.

[13]

O. Shacham, M. Wachs, A. Danowitz, S. Galal, J. Brunhaver, W. Qadeer, S. Sankara-narayanan, A. Vassiliev, S. Richardson, and M. Horowitz. 2012. Avoiding game over: Bringing design to the next level. In DAC’12. 623–629.

[14]

SystemC Synthesis Working Group. 2016. SystemC Synthesis Subset Standard v1.4.7. Technical Report. Accellera.

[15]

R. Zhao, G. Liu, S. Srinath, C. Batten, and Z. Zhang. 2016. Improving high-level synthesis with decoupled data structure optimization. In DAC’16. 137–142.

Cited By

Santos MJia TCochet MSwaminathan KZuckerman JMantovani PGiri DZhang JLoscalzo ETombesi GTien KChandramoorthy NWellman JBrooks DWei GShepard KCarloni LBose PMitra TYoung EXiong J(2022)A Scalable Methodology for Agile Chip Development with Open-Source Hardware ComponentsProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3561102(1-9)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3561102

Index Terms

INVITED: A Modular Digital VLSI Flow for High-Productivity SoC Design
1. Hardware

Index terms have been assigned to the content through auto-classification.

Recommendations

A modular digital VLSI flow for high-productivity SoC design
DAC '18: Proceedings of the 55th Annual Design Automation Conference

A high-productivity digital VLSI flow for designing complex SoCs is presented. The flow includes high-level synthesis tools, an object-oriented library of synthesizable SystemC and C++ components, and a modular VLSI physical design approach based on ...
Design of High-Speed Digital Divider Units

The division operation has proved to be a much more difficult function to generate efficiently than the other elementary arithmetic operations. This is due primarily to the need to test the result of one iteration before proceeding to the next. The ...
Digital Logic Design MCQs: Multiple Choice Questions and Answers (Quiz & Tests with Answer Keys)

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

Jun 2018

1076 pages

Copyright © 2018.

Publisher

IEEE Press

Publication History

Published: 24 June 2018

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Santos MJia TCochet MSwaminathan KZuckerman JMantovani PGiri DZhang JLoscalzo ETombesi GTien KChandramoorthy NWellman JBrooks DWei GShepard KCarloni LBose PMitra TYoung EXiong J(2022)A Scalable Methodology for Agile Chip Development with Open-Source Hardware ComponentsProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3561102(1-9)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3561102

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents