survey

Using Emulaion to Verify Formal Architecture Descriptions

Authors:

M. R. Barbacci,

A. ParkerAuthors Info & Claims

Computer, Volume 11, Issue 5

Pages 51 - 56

https://doi.org/10.1109/C-M.1978.218183

Published: 01 May 1978 Publication History

Publisher Site

Abstract

Does the reference manual actually describe the real computer? Not entirely, but the authors, starting with a simulation based on the written word, worked out the remaining errors using the machine diagnostics as the last word.

Cited By

View all

Dasgupta S(2019)On the verification of computer architectures using an architecture description languageACM SIGARCH Computer Architecture News10.1145/1067651.80163511:3(32-38)Online publication date: 2-Jul-2019
https://dl.acm.org/doi/10.1145/1067651.801635
Dasgupta SLawson HAgerwala THeilborn HAiso HThorelli LBaer JTokoro M(1983)On the verification of computer architectures using an architecture description languageProceedings of the 10th annual international symposium on Computer architecture10.1145/800046.801635(32-38)Online publication date: 13-Jun-1983
https://dl.acm.org/doi/10.1145/800046.801635

Recommendations

Formal verification of ASMs using MDGs

We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describing transition systems. MDG provides symbolic representation of transition ...
The Johns Hopkins SENSEVAL2 system descriptions
SENSEVAL '01: The Proceedings of the Second International Workshop on Evaluating Word Sense Disambiguation Systems

This article describes the Johns Hopkins University (JHU) sense disambiguation systems that participated in seven SENSEVAL2 tasks: four supervised lexical choice systems (Basque, English, Spanish, Swedish), one unsupervised lexical choice system (...
Learning to verify branching time properties

We present a new model checking algorithm for verifying computation tree logic (CTL) properties. Our technique is based on using language inference to learn the fixpoints necessary for checking a CTL formula instead of computing them iteratively as is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Computer Volume 11, Issue 5

May 1978

202 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 May 1978

Qualifiers

Survey

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dasgupta S(2019)On the verification of computer architectures using an architecture description languageACM SIGARCH Computer Architecture News10.1145/1067651.80163511:3(32-38)Online publication date: 2-Jul-2019
https://dl.acm.org/doi/10.1145/1067651.801635
Dasgupta SLawson HAgerwala THeilborn HAiso HThorelli LBaer JTokoro M(1983)On the verification of computer architectures using an architecture description languageProceedings of the 10th annual international symposium on Computer architecture10.1145/800046.801635(32-38)Online publication date: 13-Jun-1983
https://dl.acm.org/doi/10.1145/800046.801635

Abstract

Cited By

Recommendations

Formal verification of ASMs using MDGs

The Johns Hopkins SENSEVAL2 system descriptions

Learning to verify branching time properties

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations