research-article

Energy efficient implementation of multi-phase quasi-adiabatic Cyclic Redundancy Check in near field communication

Authors:

Sachin Maheshwari,

Izzet KaleAuthors Info & Claims

Volume 62, Issue C

Pages 341 - 352

https://doi.org/10.1016/j.vlsi.2018.04.002

Published: 01 June 2018 Publication History

Abstract

Ultra-low power operation in power-limited portable devices (e.g. cell phone and smartcard) is paramount. Existing conventional CMOS consume high energy. The adiabatic logic technique has the potential of rendering energy efficient operation. In this paper, a multi-phase quasi-adiabatic implementation of 16-bit Cyclic Redundancy Check (CRC) is proposed, compliant with the ISO/IEC-14443 standard for contactless smart cards. In terms of a number of CRC bits, the design is scalable and all generator polynomials and initial load values can be accommodated. The CRC design is used as a vehicle to evaluate a range of adiabatic logic styles and power-clock strategies. The effects of voltage scaling and variations in Process-Voltage-Temperature (PVT) are also investigated providing an insight into the robustness of adiabatic logic styles. PFAL and IECRL designs using a 4-phase power-clock are shown to be both the most energy-efficient and robust designs.

Highlights

•

A generic architecture for 16-bit multi-phase adiabatic CRC is proposed.

•

The architecture is scalable and can be used for any application.

•

The performance trade-offs between multi-phase adiabatic CRC implementations are proposed.

•

Energy benefits of adiabatic logic deteriorates at lower power supply voltages.

•

4-phase adiabatic logic outperforms the single-phase and 2-phase adiabatic designs.

References

[1]

J. Pang, K. Andrews, Leigh Torgerson, Clarification for CCSDS CRC-16 Computation Algorithm, Section 332M-Communication Networks, 2006.

[2]

P. Koopman, T. Chakravarty, Cyclic redundancy code (CRC) polynomial selection for embedded networks, in: International Conference on Dependable Systems and Networks, 2004, pp. 145–154.

[3]

T.V. Ramabadran, S.S. Gaitonde, Tutorial on CRC computations, IEEE Micro 8 (4) (1998) 62–75.

[4]

G. Albertengo, R. Sisto, Parallel CRC generation, IEEE Micro 10 (5) (1990) 63–71.

[5]

C.E. Kennedy, Mehran Mozaffari-Kermani, Generalized Parallel CRC Computation on FPGA 28th Canadian Conference on Electrical and Computer Engineering, 2015, pp. 107–113.

[6]

M. Walma, Pipelined cyclic redundancy check (CRC) calculation, in: Proceedings - International Conference on Computer Communications and Networks, ICCCN, 2007, pp. 365–370.

[7]

Sachin Maheshwari, Viv A. Bartlett, I. Kale, 4-phase resettable quasi-adiabatic flip-flops and sequential circuit design, in: 12th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME, 2016.

[8]

M.C. Knapp, P.J. Kindlmann, M.C. Papaefthymiou, Design and evaluating of adiabatic arithmetic units, Analog Integr. Circuits Signal Process. 14 (1997) 71–79.

[9]

G. Yemiscioglu, P. Lee, Very-large-scale integration implementation of a 16-bit clocked adiabatic logic logarithmic signal processor, IET Comput. Digital Tech. 9 (2015) 239–247.

[10]

Ph. Teichmann, M. Vollmer, J. Fischer, B. Heyne, J. Götze, D. Schmitt-Landsiedel, Saving potentials of adiab, in: Logic on System Level: a CORDIC-based Adiabatic DCT 12th International Symposium on Interated Circuits, 2009, pp. 105–108.

[11]

Identification cards - Contactless integrated circuit(s) cards – Proximity cards - Part 3: Initialization and anticollision, ISO/IEC Std. FCD 14443–3, 2001. http://www.icedev.se/proxmark3/docs/ISO-14443-3.pdf.

[12]

J.G. Koller, W.C. Athas, Adiabatic switching, low energy computing, and the physics of storing and erasing information, in: Proceedings of the 2nd Workshop on Physics and Computation, 1992, pp. 267–270.

[13]

L. Svensson, J. Koller, Driving a capacitive load without discharging fCVˆ2, in: Proceedings of the IEEE Symposium on Low-power Electronics, 1994, pp. 100–103.

[14]

H.S. Raghav, V.A. Bartlett, I. Kale, Investigation of stepwise charging circuits for power-clock generation in Adiabatic Logic, in: 12th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME, 2016, pp. 1–4.

[15]

W.C. Athas, J.G. Koller, L. Svensson, An energy-efficient CMOS line driver using adiabatic switching, in: Proc. Of IEEE Great Lakes Symposium on VLSI, 1994, pp. 196–199.

[16]

D. Maksimoviü, V.G. Oklobdžija, Integrated power clock generators for low energy logic, 26 the Annual IEEE Power Electronics Specialists Conference (PESC'95), vol. 1, 1995, pp. 61–67.

[17]

W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, E. Ying-Chin Chou, Low-power digital systems based on adiabatic switching principles, IEEE Trans. VLSI Syst. 2 (4) (1994) 398–407.

[18]

John S. Denker, A review of adiabatic computing, in: IEEE Symposium Low Power Design, 1994, pp. 94–97.

[19]

Y. Moon, D.K. Jeong, An efficient charge-recovery logic, IEEE J. Solid-State Circuits 31 (4) (1996) 514–522.

[20]

A. Vetuli, S.D. Pascoli, L.M. Reyneri, Positive feedback in adiabatic logic, Electron. Lett. 32 (20) (1996) 1867–1869.

[21]

L. Varga, F. Kovacs, G. Hosszu, An efficient adiabatic charge-recovery logic, in: SoutheastCon 2001. Proceedings, IEEE, Clemson, SC, 2001, pp. 17–20.

[22]

D. Maksimovic, V.G. Oklobďzija, Clocked CMOS adiabatic logic with AC power supply, in: Solid State Circuit Conference, 1995, pp. 370–373.

[23]

V.G. Oklobdzija, D. Maksimovic, F. Lin, Pass-transistor adiabatic logic using single power-clock supply, IEEE Trans. Circuits Syst. II: Analog Digital Signal Proces. 44 (10) (1997) 842–846.

[24]

H. Jianping, C. Lizhang, L. Xiao, A new type of low-power adiabatic circuit with complementary pass-transistor logic, ASIC, Proceedings. 5th International Conference, vol. 2, 2003, pp. 1235–1238.

[25]

Yangbo Wu, Huiying Dong,Yi Wang, Jianping Hu, Low-power adiabatic sequential circuits using two-phase power-clock supply, in: 6th International Conference on ASIC, 2005, pp. 185–188.

[26]

R. Tessier, D. Jasinski, A. Maheshwari, A. Natarajan, Weifeng Xu, W. Burleson, An energy-aware active smart card, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13 (10) (2005) 1190–1199.

[27]

W.W. Peterson, D.T. Brown, Cyclic codes for error detection, Proc. IRE 49 (1) (1961) 228–235.

[28]

Ph. Teichmann, J. Fischer, F. Chouard, D. Schmitt-Landsiedel, Design issues of arithmetic structures in adiabatic logic, Adv. Radio Sci. 5 (2007) 291–295.

[29]

P. Teichmann, Adiabatic Logic: Future Trend and System Level Perspective, vol. 34, Springer Science & Business Media, 2011, pp. 76–77.

[30]

Sachin Maheshwari, V.A. Bartlett, Izzet Kale, Adiabatic flip-flops and sequential circuit designs using novel resettable adiabatic buffers, in: 23rd European Conference on Circuit Theory and Design (ECCTD), 2017, pp. 1–4.

[31]

J. Fischer, E. Amirante, F. Randazzo, G. Iannaccone, D. Schmitt-Landsiedel, Reduction of the energy consumption in adiabatic gates by optimal transistor sizing, in: International Workshop on Power and Timing Modelling, Optimisation and Simulation, 2003, pp. 309–318.

[32]

Himadri Singh Raghav, V.A. Bartlett, Izzet Kale, Energy efficiency of 2-step charging power-clock for adiabatic logic, in: 26th International Workshop on Power and Timing Modelling, Optimisation and Simulation (PATMOS), 2016, pp. 176–182.

[33]

G. Yemiscioglu, P. Lee, 16-Bit clocked adiabatic logic (CAL) leading one detector for a logarithmic signal processor, in: 8th Conference on Ph.D. Research in Microelectronics & Electronics, PRIME, 2012, pp. 1–4.

[34]

Standard ECMA-340-near Field Communication-interface and Protocol (NFCIP-1), third ed., 2013.

Index Terms

Energy efficient implementation of multi-phase quasi-adiabatic Cyclic Redundancy Check in near field communication
1. Computer systems organization
2. Hardware

Index terms have been assigned to the content through auto-classification.

Recommendations

A balanced power analysis attack resilient adiabatic logic using single charge sharing transistor
Abstract
The existing Power Analysis Attacks (PAA) resilient adiabatic logic designs exhibit variations in current peaks, have asymmetric structures and suffer from Non-Adiabatic Losses (NAL) during the evaluation phase of the power-clock. ...
Highlights
- A novel PAA resilient adiabatic logic using single charge sharing transistor is proposed.
True single-phase adiabatic circuitry
Special issue on low power electronics and design

Dynamic logic families that rely on energy recovery to achieve low energy dissipation control the flow of data through gate cascades using multiphase clocks. Consequently, they typically use multiple clock generators and can exhibit increased energy ...
The Implementation of Single-Phase Power-Gating Adiabatic Circuits Using Improved CAL Circuits
PACCS '09: Proceedings of the 2009 Pacific-Asia Conference on Circuits, Communications and Systems

This paper focuses on the full-custom layout implementation of the single-phase power-gating adiabatic circuits. A transmission gate is used as the power-gating switch, and the power-gated adiabatic logic block uses the CAL (Clocked Adiabatic Logic) ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Integration, the VLSI Journal

Integration, the VLSI Journal Volume 62, Issue C

Jun 2018

406 pages

ISSN:0167-9260

Issue’s Table of Contents

Elsevier B.V.

Publisher

Elsevier Science Publishers B. V.

Netherlands

Publication History

Published: 01 June 2018

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

View Options

View options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents