Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

A high output swing current-steering DAC using voltage controlled current source

Published: 01 October 2017 Publication History

Abstract

As the supply voltage decreasing to near 1V, the output swing of the CS-DAC (current-steering digital-to-analogue converter) is limited by the minimum biasing voltage of the current source array, which is approximately 0.4V. This voltage takes one-third of the 1.2V power supply, which makes the single-ended CS-DAC not practical. To eliminate the output swing limitation, a voltage-controlled current source (VCCS) is proposed to realize high-swing single-ended voltage output for CS-DAC. The VCCS has the same input voltage as the biasing voltage. It generates a matching output current to make the minimum output voltage of the single-ended CS-DAC be able to reach the ground. The VCCS adopts a cascode structure in the output path, thus its performance is independent of DAC output changes. Careful matching is made inside VCCS, as well as between VCCS and DAC. Consequently, this design is robust to the process, supply voltage, and temperature (PVT) variations. The proposed CS-DAC, implemented by 180-nm CMOS technology, has a 1V output swing under 1.251.5V power supply at 25C temperature. For all PVT variation corners, the measured minimum DAC output voltage, designed as 0.11V, varies between 0.05V and 0.113V. The measured DNL and INL are normally less than 0.2 LSB and 0.5 LSB, respectively. The measured slewing time for rising and falling step input are 80ns and 90ns, respectively. The measured total power consumption is 1.5mW.

References

[1]
T.I. Incorporated. Products for digital to analog converter. Available: http://www.ti.com/lsds/ti/data-converters/digital-to-analog-converter-products.page, 2016.
[2]
R. Pierco, G. Torfs, J. Verbrugghe, B. Bakeroot, J. Bauwelinck, A 16 channel high-voltage driver with 14 bit resolution for driving piezoelectric actuators, Circuits Syst. I: Regul. Pap. IEEE Trans., 62 (2015) 1726-1736.
[3]
L. Chih-Wen, Y. Ping-Yeh, L. Ying-Ting, A column driver architecture with double time-division multiplexing RDACs for TFT-LCD applications, Solid-State Circuits, IEEE J., 49 (2014) 2352-2364.
[4]
F. Maloberti, Data Converters, Springer, 2010.
[5]
D. Przyborowski, M. Idzik, A 10-bit low-power small-area H{2}igh-Swing CMOS DAC, IEEE Trans. Nucl. Sci., 57 (2010) 292-299.
[6]
P. Geunyeong, S. Minkyu, A CMOS current-steering D/A converter with full-swing output voltage and a quaternary driver, Circuits Syst. II: Express Briefs IEEE Trans., 62 (2015) 441-445.
[7]
T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, Y. Horiba, An 80-MHz 8-bit CMOS D/A converter, IEEE J. Solid-State Circuits, 21 (1986) 983-988.
[8]
A. Van den Bosch, M. Steyaert, W. Sansen, An accurate statistical yield model for CMOS current-steering D/A converters, in: Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Circuits and Systems, 2000, vol. 4 2000, pp. 105108.
[9]
B. Ma, Q. Huang, F. Yu, A 12-bit 1.74-mW 20-MS/s DAC with resistor-string and current-steering hybrid architecture, in: proceedings of the 28th IEEE International System-on-Chip Conference (SOCC), 2015, 2015, pp. 16.
[10]
P.E. Allen, D.R. Holberg, CMOS Analog Circuit Design, Second Edition, 2011.
[11]
R. Hogervorst, J.P. Tero, R.G.H. Eschauzier, J.H. Huijsing, A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries, IEEE J. Solid-State Circuits, 29 (1994) 1505-1513.
[12]
W. Kester, 3 - Buffering DAC Analog Outputs - Data Conversion Handbook - Section 6, Data Conversion Handbook, 2005.
[13]
W.M.C. Sansen, Analog Design Essentials, Springer, 2006.
[14]
X. Wu, P. Palmers, M.S.J. Steyaert, A 130 nm CMOS 6-bit full Nyquist 3 GS/s DAC, IEEE J. Solid-State Circuits, 43 (2008) 2396-2403.
[15]
R. Dai, Y. Zheng, Z. Wang, H. Zhu, W. Kong, S. Zou, A 10-bit 2.5-MS/s SAR ADC with 60.46 dB SNDR in 0.13-m CMOS technology, Analog Integr. Circuits Signal Process., 80 (2014) 255-261.
[16]
A. Hastings, The Art of Analog Layout, Prentice Hall, 2006.

Cited By

View all
  • (2020)Design of a high speed 14‐bit digital to analog converter circuitTransactions on Emerging Telecommunications Technologies10.1002/ett.404331:12Online publication date: 22-Dec-2020
  1. A high output swing current-steering DAC using voltage controlled current source

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image Microelectronics Journal
      Microelectronics Journal  Volume 68, Issue C
      October 2017
      78 pages

      Publisher

      Elsevier Science Publishers B. V.

      Netherlands

      Publication History

      Published: 01 October 2017

      Author Tags

      1. Digital-to-analogue converter (DAC)
      2. Single supply
      3. Single-ended voltage
      4. Voltage-controlled-current-source (VCCS)

      Qualifiers

      • Research-article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 19 Nov 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2020)Design of a high speed 14‐bit digital to analog converter circuitTransactions on Emerging Telecommunications Technologies10.1002/ett.404331:12Online publication date: 22-Dec-2020

      View Options

      View options

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media