Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Improving the reliability of chip-off forensic analysis of NAND flash memory devices

Published: 01 March 2017 Publication History

Abstract

Digital forensic investigators often need to extract data from a seized device that contains NAND flash memory. Many such devices are physically damaged, preventing investigators from using automated techniques to extract the data stored within the device. Instead, investigators turn to chip-off analysis, where they use a thermal-based procedure to physically remove the NAND flash memory chip from the device, and access the chip directly to extract the raw data stored on the chip.We perform an analysis of the errors introduced into multi-level cell (MLC) NAND flash memory chips after the device has been seized. We make two major observations. First, between the time that a device is seized and the time digital forensic investigators perform data extraction, a large number of errors can be introduced as a result of charge leakage from the cells of the NAND flash memory (known as data retention errors). Second, when thermal-based chip removal is performed, the number of errors in the data stored within NAND flash memory can increase by two or more orders of magnitude, as the high temperature applied to the chip greatly accelerates charge leakage. We demonstrate that the chip-off analysis based forensic data recovery procedure is quite destructive, and can often render most of the data within NAND flash memory uncorrectable, and, thus, unrecoverable.To mitigate the errors introduced during the forensic recovery process, we explore a new hardware-based approach. We exploit a fine-grained read reference voltage control mechanism implemented in modern NAND flash memory chips, called read-retry, which can compensate for the charge leakage that occurs due to (1) retention loss and (2) thermal-based chip removal. The read-retry mechanism successfully reduces the number of errors, such that the original data can be fully recovered in our tested chips as long as the chips were not heavily used prior to seizure. We conclude that the read-retry mechanism should be adopted as part of the forensic data recovery process.

References

[1]
S. Arrhenius, ber die Reaktionsgeschwindigkeit bei der Inversion von Rohrzucker durch Suren, Zeitschrift fr Physikalische Chemie, 1889.
[2]
R. Ayers, S. Brothers, W. Jansen, Guidelines on Mobile Device Forensics, National Institute of Standards and Technology, 2014.
[3]
H.P. Belgal, Anew reliability model for post-cycling charge retention of flash memories, in: IRPS, 2002.
[4]
D. Billard, P. Vidonne, Chip-off by matter subtraction: Frigida via, in: SADFE, 2015.
[5]
R. Bose, D. Ray-Chaudhuri, On a Class of Error Correcting Binary Group Codes, Information and Control, 1960.
[6]
A. Brand, Novel read disturb failure mechanism induced by FLASH cycling, in: IRPS, 1993.
[7]
M. Breeuwsma, Forensics data recovery from flash memory, Small Scale Digital Device Forensics J. (2007).
[8]
Y. Cai, FPGA-based solid-state drive prototyping platform, in: FCCM, 2011.
[9]
Y. Cai, Error patterns in MLC NAND flash memory: measurement, characterization, and analysis, in: DATE, 2012.
[10]
Y. Cai, Flash correct-and-refresh: retention-aware error management for increased flash memory lifetime, in: ICCD, 2012.
[11]
Y. Cai, Error analysis and retention-aware error management for NAND flash memory, Intel Technol. J. (2013).
[12]
Y. Cai, Program interference in MLC NAND flash memory: characterization, modeling, and mitigation, in: ICCD, 2013.
[13]
Y. Cai, Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling, in: DATE, 2013.
[14]
Y. Cai, Neighbor-cell assisted error correction for MLC NAND flash memories, in: SIGMETRICS, 2014.
[15]
Y. Cai, Data retention in MLC NAND flash memory: characterization, optimization, and recovery, in: HPCA, 2015.
[16]
Y. Cai, Read disturb errors in MLC NAND flash memory: characterization and mitigation, in: DSN, 2015.
[17]
Y. Cai, Vulnerabilities in MLC NAND flash memory programming: experimental analysis, exploits, and mitigation techniques, in: HPCA, 2017.
[18]
E. Casey, Investigation delayed is justice denied: proposals for expediting forensic examinations of digital evidence, J.Forensic Sci. (2009).
[19]
J. Cha, S. Kang, Data randomization scheme for endurance enhancement and interference mitigation of multilevel flash memory devices, ETRI J. (2013).
[20]
A. Chimenton, M. Atti, P. Olivo, Reliability of floating gate memories, in: Error Correction Codes for Non-volatile Memories, Springer Netherlands, 2008.
[21]
L. Crippa, R. Micheloni, MLC storage, in: Inside NAND Flash Memories, Springer, Netherlands, 2010.
[22]
Cypress Semiconductor Corp, SLC versus MLC NAND Flash Memory, 2013. http://www.cypress.com/file/209181/download
[23]
R. Degraeve, Analytical percolation model for predicting anomalous charge loss in flash memories, IEEE Trans. Electron Devices (2004).
[24]
ENFSI, Best Practice Manual for the Forensic Examination of Digital Technology, 2015. http://enfsi.eu/wp-content/uploads/2016/09/enfsi-bpm-fit-01_1.pdf
[25]
C. Friederich, Program and erase of NAND memory arrays, in: Inside NAND Flash Memories, Springer, Netherlands, 2010.
[26]
R.G. Gallager, Low-density Parity-check Codes, MIT Press, 1963.
[27]
A. Hocquenghem, Codes Correcteurs d'Erreurs, Chiffres, 1959.
[28]
JEDEC Solid State Technology Association, Moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices, in: IPC/JEDEC J-STD-020D.1, 2007.
[29]
C. Kim, A21 nm high performance 64 Gb MLC NAND flash memory with 400 MB/s asynchronous toggle DDR interface, IEEE J. Solid-State Circuits (2012).
[30]
C. Klaver, Windows mobile advanced forensics, Digit. Investig. (2010).
[31]
K.J. Laidler, The development of the Arrhenius equation, J.Chem. Educ. (1984).
[32]
Y. Luo, Enabling accurate and practical online flash channel modeling for modern MLC NAND flash memory, IEEE J. Sel. Areas Commun. (2016).
[33]
J. Meza, Alarge-scale study of flash memory failures in the field, in: SIGMETRICS, 2015.
[34]
R. Micheloni, A. Marelli, S. Commodaro, NAND overview: from memory to systems, in: Inside NAND Flash Memories, Springer, Netherlands, 2010.
[35]
R. Micheloni, A. Marelli, R. Ravasio, BCH hardware implementation in NAND flash memories, in: Error Correction Codes for Non-volatile Memories, Springer, 2008.
[36]
Micron Technology, Inc., Bad Block Management in NAND Flash Memory, 2011. https://www.micron.com//media/documents/products/technical-note/nand-flash/tn2959_bbm_in_nand_flash.pdf
[37]
Micron Technology, Inc., How Micron SSDs Handle Unexpected Power Loss, 2015. https://www.micron.com//media/documents/products/white-paper/ssd_power_loss_protection_white_paper_lo.pdf
[38]
N. Mielke, Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling, IEEE Trans. Device Mater. Reliab. (2004).
[39]
N. Mielke, Recovery effects in the distributed cycling of flash memories, in: IRPS, 2006.
[40]
N. Mielke, Bit error rate in NAND flash memories, in: IRPS, 2008.
[41]
Y. Pan, G. Dong, T. Zhang, Exploiting memory device wear-out dynamics to improve NAND flash memory system performance, in: FAST, 2011.
[42]
N. Papandreou, Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems, in: GLSVLSI, 2014.
[43]
N. Papandreou, Enhancing the reliability of MLC NAND flash memory systems by read channel optimization, ACM Trans. Des. Autom. Electron. Syst. (2015).
[44]
K.-T. Park, Azeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories, IEEE J. Solid-State Circuits (2008).
[45]
T. Parnell, Modelling of the threshold voltage distributions of Sub-20nm NAND flash memory, in: GLOBECOM, 2014.
[46]
A. Prodromakis, S. Korkotsides, T. Antonakopoulos, MLC NAND flash memory: aging effect and chip/channel emulation, Microprocess. Microsyst. (2015).
[47]
B. Schroeder, R. Lagisetty, A. Merchant, Flash reliability in production: the expected and the unexpected, in: FAST, 2016.
[48]
K.-D. Suh, A3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme, IEEE J. Solid-State Circuits (1995).
[49]
Terasic, Inc., Altera DE0 Board, 2013. http://de0.terasic.com/
[50]
G. Tressler, D. Vanstee, T. Griffin, Enterprise MLC NAND industry comparison, in: Flash Memory Summit, 2011.
[51]
J.P. van Zandwijk, Amathematical approach to NAND flash-memory descrambling and decoding, Digit. Investig. (2015).
[52]
H. Yang, Reliability issues and models of Sub-90nm NAND flash memory cells, in: ICSICT, 2006.
[53]
J.H. Yoon, G.A. Tressler, Advanced flash technology: status, scaling trends, and implications to enterprise SSD technology enablement, in: Flash Memory Summit, 2012.
[54]
C. Zambelli, A. Chimenton, P. Olivo, Reliability issues of NAND flash memories, in: Inside NAND Flash Memories, Springer, Netherlands, 2010.
[55]
L. Zhang, Y. Tan, Q. Zhang, Identification of NAND flash ECC algorithms in mobile devices, Digit. Investig. (2012).
[56]
K. Zhao, LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives, in: FAST, 2013.

Cited By

View all
  • (2024)Fit for Forensics: Taxonomy and Common Model for Forensic Analysis of Fitness TrackersDigital Threats: Research and Practice10.1145/36872715:3(1-20)Online publication date: 23-Aug-2024
  • (2024)A Comprehensive Data Retrieval and Correction Approach From 40-nm Flash Memory With Selective Chemical EngravingIEEE Transactions on Information Forensics and Security10.1109/TIFS.2023.332785719(1031-1040)Online publication date: 1-Jan-2024
  • (2023)Data Sanitization on eMMCsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3568349(455-460)Online publication date: 16-Jan-2023
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Digital Investigation: The International Journal of Digital Forensics & Incident Response
Digital Investigation: The International Journal of Digital Forensics & Incident Response  Volume 20, Issue S
March 2017
117 pages

Publisher

Elsevier Science Publishers B. V.

Netherlands

Publication History

Published: 01 March 2017

Author Tags

  1. Chip-off analysis
  2. Digital forensics
  3. Memory errors
  4. Memory reliability
  5. NAND flash memory analysis
  6. Read-retry

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Fit for Forensics: Taxonomy and Common Model for Forensic Analysis of Fitness TrackersDigital Threats: Research and Practice10.1145/36872715:3(1-20)Online publication date: 23-Aug-2024
  • (2024)A Comprehensive Data Retrieval and Correction Approach From 40-nm Flash Memory With Selective Chemical EngravingIEEE Transactions on Information Forensics and Security10.1109/TIFS.2023.332785719(1031-1040)Online publication date: 1-Jan-2024
  • (2023)Data Sanitization on eMMCsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3568349(455-460)Online publication date: 16-Jan-2023
  • (2022)Selective Staining on Non-Volatile Memory Cells for Data RetrievalIEEE Transactions on Information Forensics and Security10.1109/TIFS.2022.317222217(1884-1892)Online publication date: 1-Jan-2022
  • (2022)Android Password Managers and Vault ApplicationsJournal of Information Security and Applications10.1016/j.jisa.2022.10315267:COnline publication date: 1-Jun-2022
  • (2021)A Dynamic Huffman Coding Method for Reliable TLC NAND Flash MemoryACM Transactions on Design Automation of Electronic Systems10.1145/344677126:5(1-25)Online publication date: 5-Jun-2021
  • (2019)Map My MurderProceedings of the 14th International Conference on Availability, Reliability and Security10.1145/3339252.3340515(1-12)Online publication date: 26-Aug-2019
  • (2019)Forensic Analysis of Water Damaged Mobile DevicesDigital Investigation: The International Journal of Digital Forensics & Incident Response10.1016/j.diin.2019.04.00929:S(S71-S79)Online publication date: 1-Jul-2019
  • (2018)Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process VariationProceedings of the ACM on Measurement and Analysis of Computing Systems10.1145/32244322:3(1-48)Online publication date: 21-Dec-2018
  • (2017)ECSACM Transactions on Architecture and Code Optimization10.1145/315108314:4(1-29)Online publication date: 13-Dec-2017
  • Show More Cited By

View Options

View options

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media