3.6 mw low power wireless RF receiver front end using creative current recycle technique
Pages 41 - 47
Abstract
This paper presents the design of low noise amplifier and mixer (LIXER) circuit for wireless receiver front ends using 65 nm CMOS technology. The circuit is implemented with CMOS transistors and uses 65 nm CMOS process. Proposed LIXER circuit achieves a maximum gain of 25 dB and DSB noise figure of 3.5 dB. In the given circuit, current shunt paths had created by using LC tank circuit with transistors Q5 and Q6. By using the creative current recycle technique circuit consumes 3.6 mW power with 1.2 V power supply. The operating frequency of the proposed structure is 2.4 GHz with 25 dB conversion gain and ź13 dBm IIP3. The operating of the receiver front end is 2.4 GHz is used for IEEE 802.11a WLAN, Bluetooth, and ZigBee applications.
References
[1]
Sheng, L. W., Jensen, J. C., & Larson, L. E. (2000). A wide-bandwidth Si/SiGe HBT direct conversion subharmonic mixer/downconverter. IEEE Journal of Solid-State Circuits,35(9), 1329---1337.
[2]
Steyaert, M. S. J., De Muer, B., Leroux, P., Borremans, M., & Mertens, K. (2002). Low-voltage low-power CMOS-RF transceiver design. IEEE Transactions on Microwave Theory and Techniques,50(1), 281---287.
[3]
Shin, S.-C., Tsai, M.-D., Liu, R.-C., Lin, K.-Y., & Wang, H. (2005). A 24-GHz 3.9-dB NF low-noise amplifier using 0.18-μm CMOS technology. IEEE Microwave and Wireless Components Letters,15(7), 448---450.
[4]
Bagheri, R., Mirzaei, A., Chehrazi, S., Abidi, A. A. (2007). Architecture and clock programmable baseband of an 800 MHz---6 GHz software-defined wireless receiver. 20th International Conference on VLSI Design.
[5]
Sanduleanu, M. A. T., Vidojkovic, M., & Vidojkovic, V. (2008). Receiver front-end circuits for future generations of wireless communications. IEEE Transactions on Circuits and Systems II: Express Briefs,55(4), 299---303.
[6]
Do, A. V., Boon, C. C., Do, M. A., Yeo, K. S., & Cabuk, A. (2010). An energy-aware CMOS receiver front-end for low-power 2.4-GHz applications. IEEE Transactions on Circuits and Systems I: Regular Papers,57(10), 2675---2684.
[7]
Jakonis, D., Folkesson, K., Dbrowski, J., Eriksson, P., & Svensson, C. (2005). A 2.4-GHz RF sampling receiver front-end in 0.18mCMOS. IEEE Solid-State Circuits,40(6), 1265---1277.
[8]
Song, T., Oh, H.-S., Yoon, E., & Hong, S. (2007). A low-power 2.4-GHz current-reused receiver front-end and frequency source for wireless sensor network. IEEE Journal of Solid-State Circuits,42(5), 1012---1022.
[9]
Huang, F.-C., Hsu, M.-Y., Lin, T.-H., & Wang, C.-K. (2014). 2.4 GHz discrete-time receiver without subsampling mixer. Electronics Letters,50(21), 1549---1551.
[10]
Homayoun, A., & Razavi, B. (2015). A low-power CMOS receiver for 5 GHz WLAN. IEEE Journal of Solid-State Circuits,50(3), 630---643.
[11]
Syu, J.-S., Meng, C., & Wang, C.-L. (2013). A 2.4-GHz low-flicker-noise CMOS sub-harmonic receiver. IEEE Transactions on Circuits and Systems I: Regular Papers,60(2), 437---447.
[12]
Saha, P. K., Sasaki, N., & Kikkawa, T. (2004). A CMOS UWB transmitter for intra/inter-chip wireless communication. Proceedings of ISSST,2004, 962---966.
[13]
Huang, F.-C., Hsu, M.-Y., Lin, T.-H., & Wang, C.-K. (2014). 2.4 GHz discrete-time receiver without subsampling mixer. Electronics Letters,50(21), 1549---1551.
[14]
Mateos-Angulo, S., Mayor-Duarte, D., Khemchandani, S. L., & del Pino, J. (2015). A low-power fully integrated CMOS RF receiver for 2.4-GHz-band IEEE 802.15.4 standard. In 2015 Conference on design of circuits and integrated systems (DCIS) (pp. 1---6).
[15]
Heller, T., Cohen, E., & Socher, E. (2016). A 102---129-GHz 39-dB gain 8.4-dB noise figure I/Q receiver frontend in 28-nm CMOS. IEEE Transactions on Microwave Theory and Techniques,64(5), 1535---1543.
- 3.6 mw low power wireless RF receiver front end using creative current recycle technique
Recommendations
Current-mode design techniques in low-voltage 24-GHz RF CMOS receiver front-end
A new high frequency CMOS current-mode receiver front-end composed of a current-mode low noise amplifier (LNA) and a current-mode down-conversion mixer has been proposed in the frequency band of 24 GHz and fabricated in 0.13-μm 1P8M CMOS technology. The ...
Low-power current-reused RF front-end based on optimized transformers topology
This paper discusses the design, analysis and performance of a 2.4GHz fully integrated low-power current-reused receiver front-end implemented in 0.18@mm CMOS technology. The front-end is composed of a single-to-differential low-noise amplifier (LNA), ...
A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise
A low power direct-conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise is presented. The front-end includes the differential low noise amplifier, the down-conversion mixer, the LO buffer, the IF buffer and the bandgap ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Copyright © 2017 Springer Science+Business Media, LLC.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 October 2017
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Feb 2025