Nothing Special   »   [go: up one dir, main page]

skip to main content
article

Designing nonlinearity characterization for mixed-signal circuits in system-on-chip

Published: 01 January 2015 Publication History

Abstract

Long test times and the use of conventional automatic test equipment (ATE) makes conventional mixed-signal linearity performance testing costly. Diminishing test time of linearity test significantly reduces system-on-a-chip production test costs and, therefore, lessens total product manufacturing costs. Several low-cost linearity test methods have addressed this issue for a single-ended mixed-signal circuit testing. On the other hand, a low-cost test approach has rarely been proposed for differential mixed-signal circuits, due to a new class of test obstacles from differential circuits that are widely employed for high-speed I/O products. This paper presents a cost-effective self-test methodology to characterize the linearity performance of differential mixed-signal circuits in loopback mode. The proposed method precisely predicts the device-under-test (DUT) linearity specifications by building accurate DUT nonlinear polynomial models using spectral specifications from recent work. The test cost is significantly reduced by replacing conventional ATE with the proposed self-test platform and by reducing test time to a fraction of conventional testing time. Hardware measurement results validated the test performance of the proposed test scheme.

References

[1]
Sin, S., & Martins, R. P. (2008). Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch. Transactions on Circuits and Systems Part II: Express Briefs, 55(7), 648---652.
[2]
Reeder, R. (2005). Transformer-coupled front-end for wideband A/D converters. In Analog dialogue volume 39, no. 2. http://www.analog.com/library/analogdialogue/archives/39-04/transformer.html.
[3]
Yu, Z., & Chen, D. (2012). Algorithm for dramatically improved efficiency in ADC linearity test. In IEEE International Test Conference (ITC) (pp. 1---10).
[4]
Cherubal, S., & Chatterjee, A. (2003). Optimal linearity testing of analog-to-digital converters using a linear model. IEEE Transactions on Circuits and Systems I, 50(3), 317---327.
[5]
Kim, B., & Abraham, J. A. (2011). Efficient loopback test for aperture jitter in embedded mixed-signal circuits. IEEE Transactions on Circuits and Systems I, Regular Papers, 58(8), 1773---1784.
[6]
Kim, B., & Abraham, J. A. (2013). Capacitor-coupled built-off self-test in analog and mixed-signal embedded systems. Transactions on Circuits and Systems Part II: Express Briefs, 60(5), 257---261.
[7]
Kim, B., & Abraham, J. A. (2014). Bitstream-driven built-in characterization for analog and mixed-signal embedded circuits. Transactions on Circuits and Systems Part II: Express Briefs, 61(10), 743---747.
[8]
Vasan, B. K., Sudani, S., Chen, D., & Geiger, R. (2013). Low-distortion sine wave generation using a novel harmonic cancellation technique. IEEE Transactions on Circuits and Systems Part I, 60(5), 1122---1134.
[9]
Kim, B., & Abraham, J. A. (2011). Transformer-coupled loopback test for differential mixed-signal dynamic specifications. IEEE Transactions on Instrumentation and Measurement, 60(6), 2014---2024.
[10]
Kim, B., & Abraham, J. A. (2012). Imbalance-based self-test for high-speed mixed-signal embedded systems. Transactions on Circuits and Systems Part II: Express Briefs, 59(11), 785---789.
[11]
Burns, M., & Roberts, G. W. (2001). An introduction to mixed-signal IC test and measurement. New York: Oxford University Press.
[12]
Abutheraa, M. A., & Lester, D. (2007). Computable function representations using effective chebyshev polynomial. Proceedings of the World Academy of Science, 25, 103---109.
[13]
Nisio, A. D., Lanzolla, A. M. L., & Savino, M. (2011). Simultaneous A/D and D/A converters linearity testing with deterministic dithering. In IEEE instrumentation and measurement technology conference, (pp. 1---5).
[14]
Huang, X., & Huang, J. (2011). ADC/DAC loopback linearity testing by DAC output offsetting and scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(10), 1765---1774.
[15]
Jiang, W., & Agrawal, V. D. (2009). Designing variation-tolerance in mixed-signal components of a system-on-chip. In IEEE international symposium on circuits and systems (pp. 2313---2316).
  1. Designing nonlinearity characterization for mixed-signal circuits in system-on-chip

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image Analog Integrated Circuits and Signal Processing
    Analog Integrated Circuits and Signal Processing  Volume 82, Issue 1
    January 2015
    339 pages

    Publisher

    Kluwer Academic Publishers

    United States

    Publication History

    Published: 01 January 2015

    Author Tags

    1. Analog-to-digital converter
    2. Digital-to-analog converter
    3. Loopback test
    4. Mixed-signal circuit testing

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 0
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 14 Nov 2024

    Other Metrics

    Citations

    View Options

    View options

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media