A low cost hierarchical system for VLSI layout and verification
Abstract
References
Index Terms
- A low cost hierarchical system for VLSI layout and verification
Recommendations
Hierarchical layout verification
DAC '84: Proceedings of the 21st Design Automation ConferenceAs custom designs approach one million transistor complexity, more emphasis must be placed on hierarchical verification and synthesis tools. This paper describes a hierarchical layout verification system that includes schematic to layout netlist ...
Hierarchical Layout Verification
This article presents a hierarchical cell structure that has been Used successfully to improve the performance of Intel'sconnectivity verifier and design rule checker. A unique algorithm for performing design rule checks efficiently in a ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Check for updates
Qualifiers
- Article
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 144Total Downloads
- Downloads (Last 12 months)36
- Downloads (Last 6 weeks)7
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in