Article

Configuration Caching Management Techniques for Reconfigurable Computing

Authors:

Zhiyuan Li,

Katherine Compton,

Scott HauckAuthors Info & Claims

FCCM '00: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines

Page 22

Published: 17 April 2000 Publication History

Publisher Site

Abstract

Although run-time reconfigurable systems have been shown to achieve very high performance, the speedups over traditional microprocessor systems are limited by the cost of configuration of the hardware. In this paper, we explore the idea of configuration caching. We present techniques to carefully manage the configurations present on the reconfigurable hardware throughout program execution. Using the presented strategies, we show that the number of required reconfigurations is reduced, lowering the configuration overhead. We extend these techniques to a number of different FPGA programming models, and develop both lower bound and realistic caching algorithms for these structures.

References

[1]

L. A. Belady "A Study of Replacement Algorithms for Virtual Storage Computers," IBM Systems Journal 5, 2, 78-101, 1966.

Digital Library

Google Scholar

[2]

K. Compton, J. Cooley, S. Knol, S. Hauck, "Configuration Relocation and Defragmentation for FPGAs", to appear IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.

Digital Library

Google Scholar

[3]

Andre DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

Crossref

Google Scholar

[4]

S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, R. Laufer, "PipeRench: A Coprocessor for Streaming Multimedia Acceleration", Proceedings of the 26th Annual International Symposium on Computer Architecture, June 1999.

Digital Library

Google Scholar

[5]

S. Hauck, T. W. Fry, M. M. Hosler, J. P. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87-96, 1997.

Digital Library

Google Scholar

[6]

S. Hauck, "Configuration Prefetch for Single Context Reconfigurable Coprocessors", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 65-74, 1998.

Digital Library

Google Scholar

[7]

S. Hauck, Z. Li, E. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA", IEEE Symposium on FPGAs for Custom Computing Machines, 1998.

Digital Library

Google Scholar

[8]

J. R. Hauser, J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 12-21, 1997.

Digital Library

Google Scholar

[9]

Z. Li, S. Hauck, "Don't Care Discovery for FPGA Configuration Compression", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 91-100, 1999.

Digital Library

Google Scholar

[10]

S. Trimberger, "Field Programmable Gate Array with Built-In Bitstream Data Expansion", U.S. Patent 5, 426, 379, issued June 20, 1995.

Google Scholar

[11]

S. Trimberger, D. Carberry, A. Johnson, J. Wong, "A Time-Multiplexed FPGA", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 22-28, 1997.

Digital Library

Google Scholar

[12]

R. D. Wittig, P. Chow, "Onechip: An FPGA Processor with Reconfigurable Logic," IEEE Symposium on FPGAs for Custom Computing Machines, 1996.

Google Scholar

[13]

N. E. Young. "The k-server dual and loose competitiveness for paging", Algorithmica, 11(6), 535- 541, June 1994.

Digital Library

Google Scholar

Cited By

View all

Zha YLi J(2018)Liquid Silicon-MononaACM SIGPLAN Notices10.1145/3296957.317316753:2(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173167
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Zha YLi JShen XTuck JBianchini RSarkar V(2018)Liquid Silicon-MononaProceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3173162.3173167(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3173162.3173167
Show More Cited By

Recommendations

Configuration management techniques for reconfigurable computing
Configuration relocation and defragmentation for run-time reconfigurable computing

Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has become a subject of a great deal of research. By mapping the computer-intensive sections of an application to reconfigurable hardware, custom ...
3D configuration caching for 2D FPGAs
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

This poster proposes the use of 3D integration technology to enable low-overhead reconfigurable computing. In our scheme, a 64 Megabyte DRAM array is stacked on top of an FPGA using face-to-face bonding, and caches up to 289 future configurations which ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

FCCM '00: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines

April 2000

ISBN:0769508715

Publisher

IEEE Computer Society

United States

Publication History

Published: 17 April 2000

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

24
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 20 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zha YLi J(2018)Liquid Silicon-MononaACM SIGPLAN Notices10.1145/3296957.317316753:2(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173167
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Zha YLi JShen XTuck JBianchini RSarkar V(2018)Liquid Silicon-MononaProceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3173162.3173167(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3173162.3173167
Rullmann MMerker R(2011)A cost model for partial dynamic reconfigurationTransactions on High-Performance Embedded Architectures and Compilers IV10.5555/2172445.2172468(370-390)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.5555/2172445.2172468
El-Araby ENarayana VEl-Ghazawi T(2010)Space and time sharing of reconfigurable hardware for accelerated parallel processingProceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications10.1007/978-3-642-12133-3_21(219-230)Online publication date: 17-Mar-2010
https://dl.acm.org/doi/10.1007/978-3-642-12133-3_21
Vera GLlamocca DPattichis MLyke J(2009)A dynamically reconfigurable computing model for video processing applicationsProceedings of the 43rd Asilomar conference on Signals, systems and computers10.5555/1843565.1843639(327-331)Online publication date: 1-Nov-2009
https://dl.acm.org/doi/10.5555/1843565.1843639
Chevobbe SGuyetant S(2009)Reducing reconfiguration overheads in heterogeneous multicore RSoCs with predictive configuration managementInternational Journal of Reconfigurable Computing10.1155/2009/3901672009(4-4)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1155/2009/390167
El-Araby EGonzalez IEl-Ghazawi T(2009)Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable ComputingACM Transactions on Reconfigurable Technology and Systems10.1145/1462586.14625901:4(1-23)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1145/1462586.1462590
Qu YSoininen JNurmi JSciuto D(2008)Improving the efficiency of run time reconfigurable devices by configuration lockingProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403439(264-267)Online publication date: 10-Mar-2008
https://dl.acm.org/doi/10.1145/1403375.1403439
Qu YSoininen JNurmi JLauwereins RMadsen J(2007)Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devicesProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266399(147-152)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266399
Show More Cited By

Abstract

References

Cited By

Recommendations

Configuration management techniques for reconfigurable computing

Configuration relocation and defragmentation for run-time reconfigurable computing

3D configuration caching for 2D FPGAs

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations