Nothing Special   »   [go: up one dir, main page]

skip to main content
article

The Road Ahead: The significance of packaging

Published: 01 November 2002 Publication History

Abstract

No abstract available.

Cited By

View all
  • (2011)System-level integrated server architectures for scale-out datacentersProceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/2155620.2155651(260-271)Online publication date: 3-Dec-2011
  • (2009)Wafer-level defect screening for "big-D/small-A" mixed-signal SoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200607517:4(587-592)Online publication date: 1-Apr-2009
  • (2009)Test-length and TAM optimization for wafer-level reduced pin-count testing of core-based SoCsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200915028:1(111-120)Online publication date: 1-Jan-2009
  • Show More Cited By

Index Terms

  1. The Road Ahead: The significance of packaging

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image IEEE Design & Test
      IEEE Design & Test  Volume 19, Issue 6
      November 2002
      120 pages

      Publisher

      IEEE Computer Society Press

      Washington, DC, United States

      Publication History

      Published: 01 November 2002

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 21 Sep 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2011)System-level integrated server architectures for scale-out datacentersProceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/2155620.2155651(260-271)Online publication date: 3-Dec-2011
      • (2009)Wafer-level defect screening for "big-D/small-A" mixed-signal SoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200607517:4(587-592)Online publication date: 1-Apr-2009
      • (2009)Test-length and TAM optimization for wafer-level reduced pin-count testing of core-based SoCsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200915028:1(111-120)Online publication date: 1-Jan-2009
      • (2007)AWafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for "Big-D/Small-A" Mixed-Signal SoCsProceedings of the 2007 Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2007.358091(823-828)Online publication date: 23-Jan-2007

      View Options

      View options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media