Article

IC power distribution challenges

Authors:

Sudhakar Bobba,

Kathirgamar Aingaran,

Dean LiuAuthors Info & Claims

ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Pages 643 - 650

Published: 04 November 2001 Publication History

Abstract

With each technology generation, delivering a timevarying current with reduced nominal supply voltage variation is becoming more difficult due to increasing current and power requirements. The power delivery network design becomes much more complex and requires accurate analysis and optimizations at all levels of abstraction in order to meet the specifications. In this paper, we describe techniques for estimation of the supply voltage variations that can be used in the design of the power delivery network. We also describe the decoupling capacitor hierarchy that provides a low impedance to the increasing high-frequency current demand and limits the supply voltage variations. Techniques for high-level power estimation that can be used for performance vs. power trade-offs to reduce the current and power requirements of the circuit are also presented.

Supplementary Material

ZIP File (a643-bobba.zip)

Presentations from the 2001 ICCAD conference: Interconnect extraction, power distribution, and hierarchical design

Download
70.23 MB

References

[1]

R. Heald, et. al., "Implementation of a 3rd Generation SPARC V9 64b Microprocessor," Proc. IEEE ISSCC, pp. 412-413, 2000]]

[2]

P. Gronowski, W. Bowhill, R. Preston, M. Gowan, and R. Allmon, "High-Performance Microprocessor Design," IEEE Journal of Solid-State Circuits, vol. 33, no, 5, pp. 676-686, Apr. 1998]]

[3]

J. Darnauer, D. Chengson, B. Schmidt, and E. Priest, "Electrical Evaluation of Flip-chip Package Alternatives for Next Generation Microprocessor," Electronic Components and Technology Conference, pp. 666-673, 1998]]

[4]

S. Borkar, "Low Power Design Challenges for the Decade," Proc. of ISLPED, 2000]]

[5]

V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, "Reducing Power in High-performance Microprocessors," Proc. of Design Automations Conference, 1997]]

[6]

G. Steele, et. al., "Full-Chip Verification Methods for DSM Power Distribution Systems," Proc. of DAC, pp. 744-749, 1998]]

Digital Library

[7]

R. Chaudhry, D. Blaauw, R. Panda, and T. Edwards, "Current Signature Compression For IR-Drop Analysis," Proc. Design Automation Conference, pp. 162-167, 2000]]

Digital Library

[8]

S. Bobba and I. N. Hajj, "Estimation of maximum current envelope for power bus analysis and design," Proc. of ISPD, pp. 141-146, Apr. 1998.]]

Digital Library

[9]

H. Kriplani, F. Najm, and I. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution," IEEE Transaction on CAD, vol. 14, no. 8, pp. 998-1012, Aug. 1995]]

Digital Library

[10]

D. Stark and M. Horowitz, "Techniques for calculating currents and voltages in VLSI power supply networks," IEEE transactions on CAD, vol. 9, no. 2, pp. 126-132, Feb. 1990]]

Digital Library

[11]

A. Dalal, L. Lev and S. Mitra, "Design of an efficient power distribution network for the UltarSPARC-I microprocessor," in Proc. of ICCD, pp. 118-123, 1995.]]

Digital Library

[12]

G. Steele, D. Overhauser, S. Rochel and S. Z. Hussain, "Full-chip verification methods for DSM power distribution systems," Proc. of DAC, pp. 744-749, 1998.]]

Digital Library

[13]

A. Dharchoudhury, R. Panda, D. Blaauw and R. Vaidyanathan, "Design and analysis of power distribution networks in PowerPC microprocessor," Proc. of DAC, pp. 738-743, June 1998.]]

Digital Library

[14]

H. Chen and D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," Proc. of DAC, pp. 638-643, 1997.]]

Digital Library

[15]

Y.-M. Jiang, K.-T. Cheng and A.-C. Deng, "Estimation of maximum power supply noise for deep sub-micron designs," Proc. of ISLPED, pp. 233-238, Aug. 1998.]]

Digital Library

[16]

S. Bobba and I. N. Hajj, "Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits with RLC Models," Proc. of ISLPED, Aug. 2001.]]

Digital Library

[17]

J. Trattles, A. O'Neill, and B. Mecrow, "Three-Dimensional Finite-Element Investigation of Current Crowding and Peak Temperatures inn VLSI Multilevel Interconnections," IEEE Transactions on Electron Devices, vol. 40, no. 7, pp 1344-1347, Jul. 1993]]

[18]

S. Rochel, G. Steele, J. Lloyd, S. Hussain, and D. Overhauser, "Full-Chip Reliability Analysis," IEEE International Reliability Physics Symposium, pp. 356-362, 1998]]

[19]

R. Wachnik, R. Filippi, T. Shaw, and P. Lin, "Practical Benefits of the electromigration Short-Length Effect, Including a New Design Rule Methodology and an Electromigration Resistant Power Grid with Enhanced Wireability," Symposium on VLSI Technology Digest, pp. 220-221, 2000]]

[20]

J. Kitchin, "Statistical Electromigration Budgeting for Reliable Design and Verification in a 300-MHz Microprocesor," Symposium on VLSI Circuits Digest, pp. 115-116, 1995]]

[21]

P. Larsson, "Power Supply Noise in Future IC's: A Crystal Ball Reading," IEEE Custom Integrated Circuits conference, pp. 467-474, 1999]]

[22]

H. Chen and S. Schuster, "On-chip Decoupling Capacitor Optimization for High-Performance VLSI Design," International Symposium on VLSI Technology, Systems, and Applications, pp. 99-103, 1995]]

[23]

H. Chen and J. Neely, "Interconnect and Circuit Modeling Techniques for Full-Chip Power Supply Noise Analysis," IEEE Transactions on Components, Packaging, and Manufacturing Technology--PartB, vol. 2, no. 3, Aug. 1998]]

[24]

P. Larsson, "Resonance and Damping in CMOS Circuits with On-Chip Decoupling Capacitance," IEEE Transactions on Circuits and Systems--I, vol. 45, no. 8, Aug. 1998]]

[25]

P. Larsson, "Parasitic Resistance in an MOS Transistor Used as On-Chip Decoupling Capacitance," IEEE Journal of Solid-State Circuits, vol. 32, no, 4, Apr. 1997]]

[26]

S.M.Kang, "Accurate Simulation of Power in VLSI circuits," IEEE Journal of Solid State Circuits, Oct 1986.]]

[27]

F. N. Najm, "A survey of Power Estimation Techniques in VLSI Circuits," IEEE Transactions on VLSI, Dec 1994.]]

Digital Library

[28]

H. Mehta, R. M. Owens, M. J. Irwin, "Energy Characterization Based on Clustering," 33rd Design Automation Conference, June 1996.]]

Digital Library

[29]

E. Macii, M. Pedram and F. Somenzi, "High Level Power Modeling and Estimation," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol 17, November 1998.]]

Digital Library

[30]

S. Gupta and F. N. Najm, "Power Macromodeling for High Level Power Estimation," 34th Design Automation Conference, June 1997.]]

Digital Library

[31]

D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. of International Symposium on Computer Architecture, pp. 83-94, June 2000]]

Digital Library

[32]

G. Cai and C.H. Lim, "Architectural Level Power/Performance Optimization and Dynamic Power Estimation," Cool Chips Tutorial, MICRO32, November 1999.]]

[33]

A. Dhodapkar et al, "TEM2P2EST: A Thermal Enabled Multi Model Power/Performance Estimator", Workshop on Power-Aware Computer Systems, ASPLOS-IX, November 2000.]]

Digital Library

[34]

V. Tiwari, S. Malik, and A. Wolfe, "Power Analysis of Embedded Software: A First Step Toward Software Power Minimization," IEEE Trans. VLSI Syst., vol2, no. 4, pp.437-445, 1994]]

Digital Library

[35]

M. Gowan, L. Biro, and D. Jackson, "Power Considerations in the Design of the Alpha 21264 Microporcerssor," Proc. of Design Automation Conference, 1998]]

Digital Library

[36]

S. Ghiasi and D. Grunwald, "A comparison of two architectural power models," Workshop on Power-Aware Computer Systems, ASPLOS-IX, November 2000.]]

Digital Library

[37]

D. Brooks et al, "Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor," Workshop on Power-Aware Computer Systems, ASPLOS-IX, November 2000.]]

Digital Library

[38]

R. Gonzalez and M. Horowitz, "Energy Dissipation In General Purpose Microprocessors," IEEE Journal of Solid State Circuits, vol 31, September 1996.]]

Cited By

Teja SKulkarni J(2018)Soft-FETProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196117(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196117
Doriol PVillavicencio YForzan CRotigni MGraziosi GPandini DBenini LDe Micheli GAl-Hashimi BMueller W(2009)EMC-aware design on a microcontroller for automotive applicationsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874910(1208-1213)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874910
Pandini DRepetto GSinisi V(2007)Clock distribution techniques for Low-EMI designProceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation10.5555/2391795.2391821(201-210)Online publication date: 3-Sep-2007
https://dl.acm.org/doi/10.5555/2391795.2391821
Show More Cited By

Index Terms

IC power distribution challenges

Recommendations

A 1.9-GHz Direct Conversion Transmitter IC with Low Power On-Chip Frequency Doubler
Analog circuit techniques and related topics

A direct conversion transmitter IC including a proposed frequency doubler, a quadrature modulator, and a 3-bit variable attenuator was fabricated using BiCMOS technology with f _T of 12 GHz. This architecture employing frequency doubler is intended for ...
164 nW Inverter-based capacitive readout IC for microaccelerometer

This paper proposes a 164 nW inverter-based capacitive readout integrated circuit (IC) for a microaccelerometer. The designed circuit is implemented using a two-stage inverter-based fully differential current-reuse amplifier to achieve ultra-low power ...
A 0.3-V power supply 2.4-GHz-band Class-C VCO IC with amplitude feedback loop in 65-nm CMOS

A Class-C voltage-control-oscillator (VCO) IC with an amplitude feedback loop for ultra-low-voltage application is proposed. The Class-C VCO consists of an LC-VCO circuit and an amplitude feedback loop to shift LC-VCO bias condition from initial Class-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

November 2001

656 pages

ISBN:0780372492

Conference Chair:
Rolf Ernst
Tech. Univ. of Braunschweig, Braunschweig, Germany

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE Circuits & Systems Society
The IEEE Computer Society DATC

Publisher

IEEE Press

Publication History

Published: 04 November 2001

Check for updates

Qualifiers

Article

Conference

ICCAD01

Sponsor:

SIGDA

ICCAD01: International Conference on Computer Aided Design

November 4 - 8, 2001

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Upcoming Conference

ICCAD '24

Sponsor:
sigda

IEEE/ACM International Conference on Computer-Aided Design

October 27 - 31, 2024

New York , NY , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
684
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Teja SKulkarni J(2018)Soft-FETProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196117(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196117
Doriol PVillavicencio YForzan CRotigni MGraziosi GPandini DBenini LDe Micheli GAl-Hashimi BMueller W(2009)EMC-aware design on a microcontroller for automotive applicationsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874910(1208-1213)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874910
Pandini DRepetto GSinisi V(2007)Clock distribution techniques for Low-EMI designProceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation10.5555/2391795.2391821(201-210)Online publication date: 3-Sep-2007
https://dl.acm.org/doi/10.5555/2391795.2391821
Zhuo CHu JZhao MChen KHassoun S(2006)Fast decap allocation based on algebraic multigridProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233525(107-111)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233525
Fan JLiao ISheldon XCai YHong X(2006)Localized On-Chip Power Delivery Network Optimization via Sequence of Linear ProgrammingProceedings of the 7th International Symposium on Quality Electronic Design10.1109/ISQED.2006.81(272-277)Online publication date: 27-Mar-2006
https://dl.acm.org/doi/10.1109/ISQED.2006.81
Pandini DRepetto G(2006)Spectral analysis of the on-chip waveforms to generate guidelines for EMC-aware designProceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/11847083_52(532-542)Online publication date: 13-Sep-2006
https://dl.acm.org/doi/10.1007/11847083_52
Li HQi ZTan SWu LCai YHong XJoyner WMartin GKahng A(2005)Partitioning-based approach to fast on-chip decap budgeting and minimizationProceedings of the 42nd annual Design Automation Conference10.1145/1065579.1065627(170-175)Online publication date: 13-Jun-2005
https://dl.acm.org/doi/10.1145/1065579.1065627
Qi ZLi HTan SWu LCai YHong X(2005)Fast Decap Allocation Algorithm For Robust On-Chip Power DeliveryProceedings of the 6th International Symposium on Quality of Electronic Design10.1109/ISQED.2005.57(542-547)Online publication date: 21-Mar-2005
https://dl.acm.org/doi/10.1109/ISQED.2005.57
Kurokawa AYamamoto MOno NKage TInoue YMasuda H(2005)Capacitance and Yield Evaluations Using a 90-nm Process Technology Based on the Dense Power-Ground Interconnect ArchitectureProceedings of the 6th International Symposium on Quality of Electronic Design10.1109/ISQED.2005.29(153-158)Online publication date: 21-Mar-2005
https://dl.acm.org/doi/10.1109/ISQED.2005.29
Graziano MForzan CPandini D(2005)Power supply selective mapping for accurate timing analysisProceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/11556930_28(267-276)Online publication date: 21-Sep-2005
https://dl.acm.org/doi/10.1007/11556930_28
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents