Automatic technology migration of analog IC designs using generic cell libraries
Abstract
This paper addresses the problem of automatic technology migration of analog IC designs. The proposed method introduces a new level of abstraction, for EDA tools addressing analog IC design, allowing a systematic and effortless adaption of a design to a new technology. The new abstraction level is based on generic cell libraries, which includes topology and testbenches descriptions for specific circuit classes. In addition to technology independence, reusing the testbenches when adding new topologies for the already implemented circuit classes also improves design productivity. The new method is implemented and tested using a state-of-the-art multi-objective multi-constraint circuit-level optimization tool for circuit sizing, and is validated for the design and optimization of continuous-time comparators, including technology migration between two different design nodes, respectively, XFAB 350 nm technology and ATMEL 150 nm SOI technology.
References
[1]
M. F. Barros, J. M. Guilherme, and N. C. Horta, "Analog circuits and systems optimization based on evolutionary computation techniques", Springer, 2010.
[2]
J. Scheible and J. Lienig, "Automation of analog ic layout: Challenges and solutions," in Proceedings of the 2015 Symposium on International Symposium on Physical Design, pp. 33--40, 2015.
[3]
G. Gielen, E. Maricau, and P. De Wit, "Design automation towards reliable analog integrated circuits," in IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 248--251, 2010
[4]
G. Gielen, E. Maricau, and P De Wit, "Designing reliable analog circuits in an unreliable world" in Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, pp- 1--4, 2012
[5]
N. Lourenço, R, Martins, A. Canelas, R. Póvoa and N. Horta, "AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation" Integration, the VLSI Journal, 2016.
[6]
N. Lourenco, R. Martins, N Horta (2015) Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction. In: 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, 9--13 March 2015
[7]
H. Habal and H Graeb (2011) Constraint-Based Layout-Driven Sizing of Analog Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(8):1089--1102
[8]
E. Afacan, S. Ay, F.V. Fernandez, G. Dundar, and F., Basckaya (2014) Model based hierarchical optimization strategies for analog design automation. In: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 24--28 March 2014
[9]
W.-S. Chu and K. W. Current, "A cmos voltage comparator with rail-to-rail input-range," Analog Integrated Circuits and Signal Processing, vol. 19, no. 2, pp. 145--149, 1999.
[10]
S. Park, E. Greeneich, and T. DeMassa, "Low-power transistor-string and new rail-to-rail comparator in a/d converter," in Circuits and Systems, 1999. 42nd Midwest Symposium on, vol. 1, pp. 194--197, IEEE, 1999.
Recommendations
A CMOS Resizing Methodology for Analog Circuits
This article presents a CMOS resizing methodology for analog circuits during a technology migration, with easy-to-apply scaling rules based on a simple MOS transistor model. The goals are to transpose a circuit topology from one technology to another ...
Floorplan-aware analog IC sizing and optimization based on topological constraints
This paper presents a methodology for analog IC circuit-level sizing and optimization, which takes into account the layout geometrical properties, by introducing a simple and general description that permits the inclusion of the floorplan generation in ...
Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeReliability is one of the major concerns in designing integrated circuits in nanometer CMOS technologies. Problems related to transistor degradation mechanisms like NBTI/PBTI or soft gate breakdown cause time-dependent circuit performance degradation. ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
March 2017
1814 pages
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 27 March 2017
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 67Total Downloads
- Downloads (Last 12 months)8
- Downloads (Last 6 weeks)0
Reflects downloads up to 25 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in