Sigma-dielta testability for pipeline A/D converters
Article No.: 371, Pages 1 - 6
Abstract
Pipeline Analog to Digital Converters (ADCs) are widely used in applications that require medium to high resolution at high acquisition speed. Despite of their quite simple working principles, they usually form rather complex mixed-signal blocks, particularly if digital correction and calibration are considered. As a result, pipeline converters are difficult to test and diagnose. In this paper, we propose to reconfigure the internal Multiplying DACs (MDACs) that perform residue amplifications as integrators, each one with an analog and a digital input. In this way, we can reuse consecutive pipeline stages to form ΣΔ modulators, with very reduced area overhead. We thus get an on-chip DC (low-frequency) probe with a digital 1-bit output that does not require any extra pin. In addition, digital test techniques developed for ΣΔ modulators may be used to enhance the diagnosing capabilities. An industrial 1.8V 15-bit 100Msps pipeline ADC that had previously been fully validated in a 0.18μm CMOS process is used as a case of study for the introduction of the DfT modifications.
References
[1]
E. Peralias, G. Huertas, A. Rueda, and J. Huertas, "Self-testable pipelined ADC with low hardware overhead," in IEEE VLSI Test Symposium, VTS, 2001, pp. 272--277.
[2]
E. Peralias, A. Rueda, J. Prieto, and J. Huertas, "DFT and on-line test of high-performance data converters: a practical case," in Workshop on Design of Mixed-Mode Integrated Circuits and Applications, 1999, pp. 84--87.
[3]
C. Mangelsdorf, S.-H. Lee, M. Martin, H. Malik, T. Fukuda, and H. Matsumoto, "Design for testability in digitally-corrected ADCs," in IEEE International Solid-State Circuits Conference, 1993, pp. 70--71.
[4]
L. Rolindez, S. Mir, J.-L. Carbonero, D. Goguet, and N. Chouba, "A stereo audio σΔ ADC architecture with embedded SNDR self-test," in IEEE International Test Conference, 2007, pp. 1--10.
[5]
G. Leger and A. Rueda, "Low-cost digital detection of parametric faults in cascaded σΔ modulators," IEEE Transactions on Circuits and Systems I, vol. 56, no. 7, pp. 1326--1338, 2009.
[6]
G. Leger and A. Rueda, "Digital test for the extraction of integrator leakage in first-and second-order sigma-delta modulators," IEE Proceedings - Circuits, Devices and Systems, vol. 151, no. 4, p. 349358, 2004.
[7]
C.-K. Ong, K.-T. Cheng, and L.-C. Wang, "A new sigma-delta modulator architecture for testing using digital stimulus," IEEE Transactions on Circuits and Systems I, vol. 51, no. 1, pp. 206--213, 2004.
[8]
K. Gulati and H.-S. Lee, "A low-power reconfigurable analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp. 1900--1911, 2001.
[9]
S. Lewis, H. Fetterman, J. Gross, G. F., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-msample/s analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 27, no. 3, pp. 351--358, 1992.
[10]
S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," IEEE Journal of Solid-State Circuits, vol. 27, no. 12, pp. 1679--1688, 1992.
[11]
A. Karanicolas, H.-S. Lee, and K. Barcrania, "A 15-b 1-msample/s digitally self-calibrated pipeline ADC," IEEE Journal of Solid-State Circuits, vol. 28, no. 12, pp. 1207--1215, 1993.
[12]
A. J. Gines, E. J. Peralias, and A. Rueda, "New swapping technique for background calibration of capacitor mismatch and amplifier finite DC-gain in pipeline ADCs," Analog Integrated Circuits and Signal Processing, vol. 57, no. 1--2, pp. 57--68, Nov. 2008.
[13]
A. Gines, E. Peralias, and A. Rueda, "A survey on digital background calibration of ADCs," in European Conference on Circuit Theory and Design, ECCTD, 2009, pp. 101--104.
[14]
S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters. IEEE press, 1997.
[15]
R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Wiley, Nov. 2004.
[16]
B. Boser and B. Wooley, "The design of sigma-delta modulation analog-to-digital converters," IEEE Journal of Solid-State Circuits, vol. 23, no. 6, pp. 1298--1308, 1988.
Index Terms
- Sigma-dielta testability for pipeline A/D converters
Recommendations
Linearity analysis in pipeline A-D converters
A method for estimating integral nonlinearity (INL) in pipeline analog-to-digital converters is presented. In this method, errors in each stage are modeled by an equivalent input-referred gain error and an input-referred nonlinearity. For a switched ...
A new approach for pipeline time to digital converters based on analog interpolation and voltage amplification
AbstractA new approach for pipeline time-to-digital converters (TDCs) is introduced in this paper. The analog interpolation and voltage amplification methods for digitalizing the time intervals between the rising edges of two input signals are employed in ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- IEEE Council on Electronic Design Automation (CEDA)
- The Russian Academy of Sciences: The Russian Academy of Sciences
In-Cooperation
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 24 March 2014
Check for updates
Qualifiers
- Research-article
Conference
DATE '14
Sponsor:
- EDAA
- EDAC
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 27Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 12 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in