Article

A unified framework for statistical timing analysis with coupling and multiple input switching

Authors:

Hai ZhouAuthors Info & Claims

ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design

Pages 837 - 843

Published: 31 May 2005 Publication History

Abstract

As technology scales to smaller dimensions, increasing process variations, coupling induced delay variations and multiple input switching effects make timing verification extremely challenging. In this paper, we establish a theoretical framework for statistical timing analysis with coupling and multiple input switching. We prove the convergence of our proposed iterative approach and discuss implementation issues under the assumption of a Gaussian distribution for the parameters of variation. A statistical timer based on our proposed approach is developed and experimental results are presented for the IS-CAS benchmarks. We juxtapose our timer with a single pass, non iterative statistical timer that does not consider the mutual dependence of coupling with timing and another statistical timer that handles coupling deterministically. Monte Carlo simulations reveal a distinct gain (up to 24%) in accuracy by our approach in comparison to the others mentioned.

References

[1]

{1} S. I. Association, "National technology roadmap for semiconductors," 1999.

[2]

{2} R. Arunachalam, K. Rajagopal, and L. T. Pilleggi, "Taco: Timing analysis with coupling," in Proc. of the Design Automation Conf., Los Angeles, CA, June 2000, pp. 266-269.

Digital Library

[3]

{3} A. Agarwal, F. Dartu, and D. Blaauw, "Statistical gate delay model considering multiple input switching," in Proc. of the Design Automation Conf., 2004, pp. 658-663.

Digital Library

[4]

{4} A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," in Proc. Intl. Conf. on Computer-Aided Design , 2003, pp. 607-614.

Digital Library

[5]

{5} A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," in Proc. Intl. Conf. on Computer-Aided Design, 2003, pp. 900-907.

Digital Library

[6]

{6} S. Bhardwaj, S. Vrudhula, and D. Blaauw, "TAU: Timing analysis under uncertainty," in Proc. Intl. Conf. on Computer-Aided Design, 2003, pp. 615-620.

Digital Library

[7]

{7} H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," in Proc. Intl. Conf. on Computer-Aided Design, 2003, pp. 621-625.

Digital Library

[8]

{8} C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," in Proc. of the Design Automation Conf., 2004, pp. 331-336.

Digital Library

[9]

{9} A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. of the Design Automation Conf., 2000, pp. 79-84.

Digital Library

[10]

{10} P. Chen, D. A. Kirkpatrick, and K. Keutzer, "Miller factor for gate-level coupling delay calculation," in Proc. Intl. Conf. on Computer-Aided Design, 2000, pp. 68-74.

Digital Library

[11]

{11} P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Determination of worst-case aggressor alighment for delay calculation," in Proc. Intl. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1998, pp. 212-219.

Digital Library

[12]

{12} F. Dartu and L. T. Pileggi, "Calculating worst-case gate delays due to dominant capacitance coupling," in Proc. of the Design Automation Conf., Anaheim, CA, June 1997, pp. 46-51.

Digital Library

[13]

{13} S. S. Sapatnekar, "A timing model incorporating the e ect of crosstalk on delay and its application to optimal channel routing," IEEE Transactions on Computer Aided Design, 2000.

[14]

{14} H. Zhou, "Timing analysis with crosstalk is a xpoint on a complete lattice," in IEEE Transactions on Computer-Aided Design, September 2003, pp. 1261-1269.

Digital Library

[15]

{15} J. Le, X. Li, and L. Pileggi, "STAC: Statistical timing with correlation," in Proc. of the Design Automation Conf., 2004, pp. 343-348.

Digital Library

[16]

{16} V. Chandramouli and K. A. Sakallah, "Modeling the e ects of input transition on gate propagation delay and transition time," in Proc. of the Design Automation Conf., 1996, pp. 617-621.

Digital Library

[17]

{17} F. Dartu, K. Killpack, C. Amin, and N. Menezes, "Evaluating the factors infuencing timing accuracy," in ACM Intl. Workshop on Timing Issues in the Speci cation and Synthesis of Digital Systems, 2005.

[18]

{18} F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinatorial benchmark circuits," in Proc. Intl. Symposium on Circuits and Systems, 1985, pp. 695-698.

[19]

{19} B. A. Davey and H. A. Priestley, Introduction to lattices and order. Cambridge, 1990.

[20]

{20} A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov, "Statistical timing based optimization using gate sizing," in ACM Intl. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, 2005.

[21]

{21} B. Wu, J. Zhu, and F. N. Najm, "Dynamic range estimation for nonlinear systems," in Proc. Intl. Conf. on Computer-Aided Design , 2004, pp. 660-667.

Digital Library

[22]

{22} G. Grimmett and D. Stirzaker, Probability and random processes. Oxford University Press, 2002.

[23]

{23} C. F. Fang, R. A. Rutenbar, and T. Chen, "Fast, accurate static analysis for xed-point nte-precision e ects in DSP designs," in Proc. Intl. Conf. on Computer-Aided Design, 2003, pp. 275-282.

Digital Library

[24]

{24} D. Sinha, N. V. Shenoy, and H. Zhou, "Statistical gate sizing for timing yield optimization," in Proc. Intl. Conf. on Computer-Aided Design, 2005.

Digital Library

Cited By

Subramaniam ARoveda JCao Y(2015)A Finite-Point Method for Efficient Gate Characterization Under Multiple Input SwitchingACM Transactions on Design Automation of Electronic Systems10.1145/277897021:1(1-25)Online publication date: 2-Dec-2015
https://dl.acm.org/doi/10.1145/2778970
Gandikota RBlaauw DSylvester DFix L(2008)Modeling crosstalk in statistical static timing analysisProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391715(974-979)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391715
Wang FXie YJu HLauwereins RMadsen J(2007)A novel criticality computation method in statistical timing analysisProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266720(1611-1616)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266720
Show More Cited By

Recommendations

Statistical timing analysis considering multiple-input switching
DAC '20: Proceedings of the 57th ACM/EDAC/IEEE Design Automation Conference

Traditional statistical static timing analysis (SSTA) using available single-input switching (SIS) based gate delay libraries either ignore timing impact from multiple-input switching (MIS) or use single-corner (deterministic) models for MIS ...
Statistical gate delay model for multiple input switching
ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference

In this paper, we propose a calculation method of gate delay for SSTA (Statistical Static Timing Analysis) considering MIS (Multiple Input Switching). Most SSTA approaches assume a single input switching model and ignore the effect of MIS on gate delay. ...
Latch modeling for statistical timing analysis
DATE '08: Proceedings of the conference on Design, automation and test in Europe

Latch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new latch delay model in the context of SSTA based on a new perspective of latch ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design

May 2005

1032 pages

ISBN:078039254X

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 31 May 2005

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
143
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Subramaniam ARoveda JCao Y(2015)A Finite-Point Method for Efficient Gate Characterization Under Multiple Input SwitchingACM Transactions on Design Automation of Electronic Systems10.1145/277897021:1(1-25)Online publication date: 2-Dec-2015
https://dl.acm.org/doi/10.1145/2778970
Gandikota RBlaauw DSylvester DFix L(2008)Modeling crosstalk in statistical static timing analysisProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391715(974-979)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391715
Wang FXie YJu HLauwereins RMadsen J(2007)A novel criticality computation method in statistical timing analysisProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266720(1611-1616)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266720
Tayade RKalyanam VNassif SOrshansky MAbraham JZhou HMacii EYan ZMassoud Y(2007)Estimating path delay distribution considering coupling noiseProceedings of the 17th ACM Great Lakes symposium on VLSI10.1145/1228784.1228804(61-66)Online publication date: 11-Mar-2007
https://dl.acm.org/doi/10.1145/1228784.1228804
Liang XBrooks DHassoun S(2006)Microarchitecture parameter selection to optimize system performance under process variationProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233587(429-436)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233587
Ramalingam ANam GSingh AOrshansky MNassif SPan DHassoun S(2006)An accurate sparse matrix based framework for statistical static timing analysisProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233547(231-236)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233547
Bhardwaj SVrudhula SGhanta PCao YSentovich E(2006)Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuitsProceedings of the 43rd annual Design Automation Conference10.1145/1146909.1147109(791-796)Online publication date: 24-Jul-2006
https://dl.acm.org/doi/10.1145/1146909.1147109
Sinha DZhou HShenoy N(2006)Advances in Computation of the Maximum of a Set of Random VariablesProceedings of the 7th International Symposium on Quality Electronic Design10.1109/ISQED.2006.22(306-311)Online publication date: 27-Mar-2006
https://dl.acm.org/doi/10.1109/ISQED.2006.22
Sinha DShenoy NZhou H(2005)Statistical gate sizing for timing yield optimizationProceedings of the 2005 IEEE/ACM International conference on Computer-aided design10.5555/1129601.1129747(1037-1041)Online publication date: 31-May-2005
https://dl.acm.org/doi/10.5555/1129601.1129747

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents