Article

Free access

Partitioned register files for VLIWs: a preliminary analysis of tradeoffs

Authors:

Andrea Capitanio,

Nikil Dutt,

Alexandru NicolauAuthors Info & Claims

MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture

Pages 292 - 300

Published: 10 December 1992 Publication History

PDF eReader

References

[1]

A. Abnous, J. Gray, A. Naylor, and N. Bagherzadeh. VIPER: a 25-MHz, 100-MIPS Peak VLIW Microprocessor, TR 92-78. ECE Tech. Rep. no. 92-78, University of California, Irvine, 1992.

Google Scholar

[2]

M.L. Anido, D.J. Allerton, and E.J. Zaluska. A three-port/three-access register file for concurrent processing and I/O communication in a RISC like graphics engine. In The 16th Annual International Symposium on Computer Architecture, page 354, 1989.

Digital Library

Google Scholar

[3]

Andrea Capitanio, Nikil Dutt, and Alexandru Nicolau. An Improved Partitioning Algorithm. Technical Report 92-57, UC Irvine, ICS Dept., 1992.

Google Scholar

[4]

Andrea Capitanio, Nikil Dutt, and Alexandru Nicolau. Design Considerations for Limited Connectivity VLIW Architectures. Technical Report 92-59, UC Irvine, ICS Dept., 1992.

Google Scholar

[5]

Robert P. Colwell, Robert P. Nix, John J. O'Donnell, David B. Papwoth, and Paul K. Rodman. A VLIW Architecture for a Trace Sceduling Compiler. IEEE Trans. on Computers, 37(8):967, August 1988.

Digital Library

Google Scholar

[6]

K. Ebcioglu. Some Design Ideas for a VLIW Architecture for Sequential Natured Software. In Parallel Processing, Proc. IFIP WG 10.3 Working Conference on Parallel Processing, 1988.

Google Scholar

[7]

Jonh R. Ellis. Bulldog: A compler for VLIW Architectures. PhD thesis, Yale University, Dept. of Computer Science, 1985.

Digital Library

Google Scholar

[8]

Hank Walker CMU, Personal Communication, 1992.

Google Scholar

[9]

C.M. Fidduccia and R.M. Mattheyses. A Linear Time Heuristic for Improving Network Partitioning. In 19th Design Automation Conference, page 175, 1982.

Digital Library

Google Scholar

[10]

J. A. Fisher. Trace Scheduling: A technique for Global Microcode Compaction. IEEE Trans. on Computers, 30:478, July 1981.

Digital Library

Google Scholar

[11]

J. A. Fisher and B. R. Rau. Instruction Parallel Processing. Science, (253):1233- 1241, September 1991.

Google Scholar

[12]

R. D. Jolly. A 9-ns, 1.4-Gigabyte/s, 17-Ported CMOS Register File. IEEE Journal of Solid State Circuit, vol. 26(no.10):1407, 1991.

Crossref

Google Scholar

[13]

C.H. Lee, C.I. Park, and M. Kim. Efficient Algorithm for graph partitioning problem using a problem transformation method. Computer Aided Design, 21(10):611, December 1989.

Digital Library

Google Scholar

[14]

S. Lee and J.K. Aggarwal. A Mapping Strategy for Parallel Processing. IEEE Trans. on Computers, C-36(4), April 1987.

Digital Library

Google Scholar

[15]

Alexandru Nicolau. Uniform Parallelism Exploitation in Ordinary Programs. Proceedings of the 1985 International Conference on Parallel Processing, 1985.

Google Scholar

[16]

Roni Potasman. Percolation Based Compiling for Evaluation of Parallelism and Hardware Design Trade-Offs. PhD thesis, University of California, Irvine. Dept. of Information and Computer Science, 1992.

Google Scholar

Cited By

View all

Naresh VGope DLipasti M(2017)The CUREACM Transactions on Embedded Computing Systems10.1145/312652716:5s(1-19)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126527
Goel NKumar APanda P(2014)Shared-port register file architecture for low-energy VLIW processorsACM Transactions on Architecture and Code Optimization10.1145/253339711:1(1-32)Online publication date: 1-Feb-2014
https://dl.acm.org/doi/10.1145/2533397
Lu CShih WWu CLee J(2014)Achieving spilling-friendly register file assignment for highly distributed register filesThe Journal of Supercomputing10.1007/s11227-014-1181-269:3(1342-1362)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1007/s11227-014-1181-2
Show More Cited By

Index Terms

Partitioned register files for VLIWs: a preliminary analysis of tradeoffs
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
  2. Very large scale integration design
    1. Application-specific VLSI designs
      1. Application specific instruction set processors

Recommendations

Software register synchronization for super-scalar processors with partitioned register files
Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation

High power consumption and slow access of enlarged and multiported register files make it difficult to design high performance superscalar processors. The clustered architecture, where the conventional monolithic register file is partitioned into ...
Achieving spilling-friendly register file assignment for highly distributed register files

Distributed register file architectures divide registers into multiple sets, and it follows that the register files could be small. This can increase the frequency of spilling if register allocation encounters high register pressure, which will reduce ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture

December 1992

301 pages

ISBN:0818631759

Chairman:
Wen-mei Hwu

ACM SIGMICRO Newsletter Volume 23, Issue 1-2
Dec. 1992
300 pages
ISSN:1050-916X
DOI:10.1145/144965
Editor:
Wen-mei Hwu
Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 10 December 1992

Check for updates

Qualifiers

Article

Conference

MICRO92

Sponsor:

SIGMICRO
IEEE-CS

MICRO92: 25th Annual International Symposium on Microarchitecture

December 1 - 4, 1992

Oregon, Portland, USA

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

103
Total Citations
View Citations
790
Total Downloads

Downloads (Last 12 months)100
Downloads (Last 6 weeks)17

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Naresh VGope DLipasti M(2017)The CUREACM Transactions on Embedded Computing Systems10.1145/312652716:5s(1-19)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126527
Goel NKumar APanda P(2014)Shared-port register file architecture for low-energy VLIW processorsACM Transactions on Architecture and Code Optimization10.1145/253339711:1(1-32)Online publication date: 1-Feb-2014
https://dl.acm.org/doi/10.1145/2533397
Lu CShih WWu CLee J(2014)Achieving spilling-friendly register file assignment for highly distributed register filesThe Journal of Supercomputing10.1007/s11227-014-1181-269:3(1342-1362)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1007/s11227-014-1181-2
Porpodas VCintra MRabbah RRaghunathan A(2013)CAeSaRProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555738(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555738
Porpodas VCintra M(2013)LUCASACM SIGPLAN Notices10.1145/2499369.246556548:5(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2499369.2465565
Porpodas VCintra MFranke BXue J(2013)LUCASProceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems10.1145/2491899.2465565(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2491899.2465565
Porpodas VCintra MFranke BXue J(2013)LUCASProceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems10.1145/2465554.2465565(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2465554.2465565
Liu TXue CLi M(2013)Joint variable partitioning and bank selection instruction optimization for partitioned memory architecturesACM Transactions on Embedded Computing Systems10.1145/2442116.244212612:3(1-27)Online publication date: 8-Apr-2013
https://dl.acm.org/doi/10.1145/2442116.2442126
Park YSeo SPark HCho HMahlke S(2012)SIMD defragmenterACM SIGPLAN Notices10.1145/2248487.215101447:4(363-374)Online publication date: 3-Mar-2012
https://dl.acm.org/doi/10.1145/2248487.2151014
Park YSeo SPark HCho HMahlke S(2012)SIMD defragmenterACM SIGARCH Computer Architecture News10.1145/2189750.215101440:1(363-374)Online publication date: 3-Mar-2012
https://dl.acm.org/doi/10.1145/2189750.2151014
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Software register synchronization for super-scalar processors with partitioned register files

Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation

Achieving spilling-friendly register file assignment for highly distributed register files