article

Free access

Execution characteristics of desktop applications on Windows NT

Authors:

Patrick J. Crowley,

Jean-Loup Baer,

Thomas E. Anderson,

Brian N. BershadAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 26, Issue 3

Pages 27 - 38

https://doi.org/10.1145/279361.279366

Published: 16 April 1998 Publication History

Abstract

This paper examines the performance of desktop applications running on the Microsoft Windows NT operating system on Intel x86 processors, and contrasts these applications to the programs in the integer SPEC95 benchmark suite. We present measurements of basic instruction set and program characteristics, and detailed simulation results of the way these programs use the memory system and processor branch architecture. We show that the desktop applications have similar characteristics to the integer SPEC95 benchmarks for many of these metrics. However, compared to the integer SPEC95 applications, desktop applications have larger instruction working sets, execute instructions in a greater number of unique functions, cross DLL boundaries frequently, and execute a greater number of indirect calls.

References

[1]

Calder, B., Grunwald, D., and Zorn, B. Quantifying behavioural differences between C and C++ programs. Journal of Programming Languages, 2(4):313-351, December 1994.

[2]

Chen, J. B. and Leupen, B. D. D. Improving instruction locality with just-in-time code layout, in Proceedings of the USENIX Windows NT Workshop, pages 25-32, August 1997.

Digital Library

[3]

Chen, J. B., Endo, Y., Chan, K., Mazieres, D., Dias, A., Seltzer, M., and Smith, M. The measured performance of personal computer operating systems. In Proceedings of the 15th Symposium on Operating Systems Principles, pages 299-313, 1995.

Digital Library

[4]

Driesen, K. and Holzle, U. Limits of indirect branch prediction. Technical Report TRCS97-10, University of California, Santa Barbara, June 1997.

Digital Library

[5]

Eggers, S., Keppel, D., Koldinger, E., and Levy, H. Techniques for efficient inline tracing on a shared-memory multiprocessor. In Proceedings of ACM Sigmetrics Conj? on Measurement and Modeling of Computer Systems, pages 37-47, 1990.

Digital Library

[6]

Endo, Y., Wang, Z., Chen, J. B., and Seltzer, M. I. Using latency to evaluate interactive system performance, in Second USENIX Symposium on Operating Systems Design and Implementation, pages 185-199, October 1996.

Digital Library

[7]

Intel Corporation. VTune, performance tuning advisor for Intel architecture, software, 1997. version 2.4.

[8]

Larus, J. R. and Ball, T. Rewriting executable files to measure program behavior. Technical Report 1083, University of Wisconson-Madison, Madison, Wl, March 1992.

[9]

Larus, J. and Schnarr, E. EEL: machineindependent executable editing. In SIGPLANNotices, pages 291-300, June 1995.

Digital Library

[10]

Maynard, A. M., Donnelly, C., and Olszewski, B. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the 6th International Conference on Architectural Support :{~r Programming Languages and Operating Systems, pages 145-155, 1994.

Digital Library

[11]

McFarling, S. Combining branch predictors. Technical Report TN 36, DEC-WRL, 1993.

[12]

Patterson, D. A. and Hennessy, J.L. Computer Architecture, A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Francisco, CA, second edition, 1996.

Digital Library

[13]

Perl, S. and Sites, R. Studies of Windows NT pertbrmance using dynamic execution traces. In Second USENIX Symposium on Operating Systems Design and Implementation, pages 169-183, 1996.

Digital Library

[14]

Pettis, K. and Hansen, R. C. Profile guided code positioning. In Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation (SIGPLAN '90), pages 16-27, June 1990.

Digital Library

[15]

Rational Software Corporation. Rational Visual Test. software, 1996. version 4.0r, http : //www. rational, com.

[16]

Romer, T., Voelker, G., Lee, D., Wolman, A., Wong, W., Levy, H., and Bershad, B. Instrumentation and optimization of Win32/Intel executables using Etch. In Proceedings of the USENIX Windows NT Workshop, pages 1-8, August 1997.

Digital Library

[17]

SPEC newsletter, September 1995. Information about the SPEC95 benchmarks used in this study is available at http : //www. spec. org/osg/cpu95/CINT95.

[18]

Srivastava, A. and Eustace, A. ATOM: a system for building customized program analysis tools, in Proceedings of the 1994 A CM Symposium on Programming Language Design and Implementation, pages 196- 205, 1994.

Digital Library

[19]

Uhlig, R., Nagle, D., Mudge, T., Sechrest, S., and Emer, J. Instruction fetching: Coping with code bloat. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 345-356. ACM Press, June 22-24 1995.

Digital Library

[20]

Ungar, D., Blau, R., Foley, P., Samples, D., and Patterson, D. Architecture of SOAR: Smalltalk on a rise. In Proceedings of the 11th Annual International Symposium on Computer Architecture, pages 188-197, June 1984.

Digital Library

[21]

Woo, S. C., Ohara, M., Tome, E., Singh, J. P., and Gupta, A. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, 1995.

Digital Library

[22]

Yeh, T.-H. and Part, Y. Alternative implementations of two-level adaptive branch prediction. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 124-134, 1992.

Digital Library

[23]

Young, C., Gloy, N., and Smith, M. D. A comparative analysis of schemes for correlated branch prediction. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 276-286, June 22-24 1995.

Digital Library

Cited By

Yaqoob IHashem IGani AMokhtar SAhmed EAnuar NVasilakos A(2016)Big dataInternational Journal of Information Management: The Journal for Information Professionals10.1016/j.ijinfomgt.2016.07.00936:6(1231-1247)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1016/j.ijinfomgt.2016.07.009
Otoom MPaul J(2015)Chip-level programming of heterogeneous multiprocessors2015 10th International Design & Test Symposium (IDT)10.1109/IDT.2015.7396730(20-25)Online publication date: Dec-2015
https://doi.org/10.1109/IDT.2015.7396730
Shi HHamagami TYoshioka KXu HTobe KGoto S(2014)Structural classification and similarity measurement of malwareIEEJ Transactions on Electrical and Electronic Engineering10.1002/tee.220189:6(621-632)Online publication date: 27-Sep-2014
https://doi.org/10.1002/tee.22018
Show More Cited By

Index Terms

Execution characteristics of desktop applications on Windows NT

Recommendations

Execution characteristics of desktop applications on Windows NT
ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture

This paper examines the performance of desktop applications running on the Microsoft Windows NT operating system on Intel x86 processors, and contrasts these applications to the programs in the integer SPEC95 benchmark suite. We present measurements of ...
Linux for Windows NT/2000 Administrators
Windows NT 4.0 MCSE Study Guide

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 26, Issue 3

Special Issue: Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98)

June 1998

379 pages

ISSN:0163-5964

DOI:10.1145/279361

Chairmen:
Mateo Valero
Univ. Politecnica de Catalunya, Barcelona, Spain
,
Gurindar S. Sohi
Univ. of Wisconsin-Madison, Madison
,
Editor:
Doug DeGroot

Issue’s Table of Contents

ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture
April 1998
402 pages
ISBN:0818684917
Chairmen:
Mateo Valero
Univ. Politecnica de Catalunya
,
Gurindar S. Sohi
Univ. of Wisconsin-Madison, Madison
,
Editor:
Doug DeGroot

Copyright © 1998 Authors.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 April 1998

Published in SIGARCH Volume 26, Issue 3

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

70
Total Citations
View Citations
1,437
Total Downloads

Downloads (Last 12 months)114
Downloads (Last 6 weeks)16

Reflects downloads up to 17 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Yaqoob IHashem IGani AMokhtar SAhmed EAnuar NVasilakos A(2016)Big dataInternational Journal of Information Management: The Journal for Information Professionals10.1016/j.ijinfomgt.2016.07.00936:6(1231-1247)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1016/j.ijinfomgt.2016.07.009
Otoom MPaul J(2015)Chip-level programming of heterogeneous multiprocessors2015 10th International Design & Test Symposium (IDT)10.1109/IDT.2015.7396730(20-25)Online publication date: Dec-2015
https://doi.org/10.1109/IDT.2015.7396730
Shi HHamagami TYoshioka KXu HTobe KGoto S(2014)Structural classification and similarity measurement of malwareIEEJ Transactions on Electrical and Electronic Engineering10.1002/tee.220189:6(621-632)Online publication date: 27-Sep-2014
https://doi.org/10.1002/tee.22018
Baer J(2012)Front-End: Branch Prediction, Instruction Fetching, and Register RenamingMicroprocessor Architecture10.1017/CBO9780511811258.005(129-176)Online publication date: 5-Jun-2012
https://doi.org/10.1017/CBO9780511811258.005
Gutierrez ADreslinski RWenisch TMudge TSaidi AEmmons CPaver N(2011)Full-system analysis and characterization of interactive smartphone applicationsProceedings of the 2011 IEEE International Symposium on Workload Characterization10.1109/IISWC.2011.6114205(81-90)Online publication date: 6-Nov-2011
https://dl.acm.org/doi/10.1109/IISWC.2011.6114205
Blake GDreslinski RMudge TFlautner K(2010)Evolution of thread-level parallelism in desktop applicationsACM SIGARCH Computer Architecture News10.1145/1816038.181600038:3(302-313)Online publication date: 19-Jun-2010
https://dl.acm.org/doi/10.1145/1816038.1816000
Blake GDreslinski RMudge TFlautner KSeznec AWeiser URonen R(2010)Evolution of thread-level parallelism in desktop applicationsProceedings of the 37th annual international symposium on Computer architecture10.1145/1815961.1816000(302-313)Online publication date: 19-Jun-2010
https://dl.acm.org/doi/10.1145/1815961.1816000
Ballapuram CLee H(2008)Improving TLB energy for java applications on JVM2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation10.1109/ICSAMOS.2008.4664867(218-223)Online publication date: Jul-2008
https://doi.org/10.1109/ICSAMOS.2008.4664867
Mohamood FGhosh MLee H(2008)DLL-conscious instruction fetch optimization for SMT processorsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.04.01454:12(1089-1100)Online publication date: 1-Dec-2008
https://dl.acm.org/doi/10.1016/j.sysarc.2008.04.014
Lin R(2008)Variable-sized object packing and its applications to instruction cache designComputers and Electrical Engineering10.1016/j.compeleceng.2008.04.00234:5(438-444)Online publication date: 1-Sep-2008
https://dl.acm.org/doi/10.1016/j.compeleceng.2008.04.002
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents