A new efficient approach to statistical delay modeling of CMOS digital combinational circuits
Abstract
References
Index Terms
- A new efficient approach to statistical delay modeling of CMOS digital combinational circuits
Recommendations
Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia TechnologyGood Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
Soft Delay Error Effects in CMOS Combinational Circuits
VTS '04: Proceedings of the 22nd IEEE VLSI Test SymposiumSingle event upsets (SEUs) are due to highenergetic particle strike at sensitive nodes of CMOScombinational circuits. In this paper, we introduce atype of soft errors which manifests as soft delay. Thesoft delay is temporary delay in CMOS ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS: Computer Society
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
- SIGDA
- IEEE-CS
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 212Total Downloads
- Downloads (Last 12 months)34
- Downloads (Last 6 weeks)9
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in