research-article

Engineering change using spare cells with constant insertion

Authors:

Yu-Min Kuo,

Ya-Ting Chang,

Shih-Chieh Chang,

Malgorzata Marek-SadowskaAuthors Info & Claims

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Pages 544 - 547

Published: 05 November 2007 Publication History

Get Access

Abstract

In the VLSI design process, a design implementation often needs to be corrected because of new specifications or design constraint violations. This correction process is referred to as engineering change (EC). Usually, an EC problem is resolved by using spare cells, which have been inserted into the unused spaces of a chip. In this paper, we propose an iterative method to generate feasible mapping solutions for an EC problem considering spare cells whose inputs may be tied to Vdd or Gnd, called constant insertion. Applying constant insertion can increase a cell's flexibility in aspect of functionalities, so far-away spare cells need not be used just for some specific functionality. Our experimental results show that the area in which there are enough spare cells for a mapping solution with constant insertion is only 82% of the area without constant insertion.

References

[1]

D. Brand, A. Drumm, S. Kundu, and P. Narain, "Incremental Synthesis," in Proceedings of International Conference on Computer-Aided Design, pp. 14--18, Nov. 1994.

Digital Library

Google Scholar

[2]

G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.

Digital Library

Google Scholar

[3]

N. Eén and N. Sörensson, "Translating Pseudo-Boolean Constraints into SAT," Journal on Satisfiability, Boolean Modeling and Computation, vol. 2, pp. 1--26, Mar. 2006.

Crossref

Google Scholar

[4]

S. Y. Huang, K. C. Chen, and K. T. Cheng, "AutoFix: A Hybrid Tool for Automatic Logic Rectification," IEEE Transactions on Computer-Aided Design of Integrated its and Systems, vol. 18, no. 9, pp. 1376--1384, Sep. 1999.

Digital Library

Google Scholar

[5]

F. Koushanfar, J. L. Wong, J. Feng, and M. Potkonjak, "ILP-Based Engineering Change," in Proceedings of Design Automation Conference, pp. 910--915, June 2002.

Digital Library

Google Scholar

[6]

C. C. Lin, K. C. Chen, and M. Marek-Sadowska, "Logic Synthesis for Engineering Change," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 3, pp. 282--292, Mar. 1999.

Digital Library

Google Scholar

[7]

C. H. Lin, Y. C. Huang, S. C. Chang, and W. B Jone, "Design and Design Automation of Rectification Logic for Engineering Change," in Proceedings of Asia and South Pacific Design Automation Conference, pp. 1006--1009, Jan. 2005.

Digital Library

Google Scholar

[8]

T. Shinsha, T. Kubo, Y. Sakataya, J. Koshishita, and K. Ishihara, "Incremental Logic Synthesis Through Gate Logic Structure Identification," in Proceedings of Design Automation Conference, pp. 391--397, June 1986.

Digital Library

Google Scholar

[9]

G. Swamy, S. Rajamani, C. Lennard, and R. K. Brayton, "Minimal Logic Re-Synthesis for Engineering Change," in Proceedings of International Symposium on Circuits and Systems, pp. 1596--1599, Jun. 1997.

Google Scholar

[10]

Y. Wantanabe and R. K. Brayton, "Incremental Synthesis for Engineering Changes," in Proceedings of International Conference on Computer Design, pp. 40--43, Oct. 1991.

Digital Library

Google Scholar

Cited By

View all

Chang HJiang IChang YGroeneveld PSciuto DHassoun S(2012)Timing ECO optimization using metal-configurable gate-array spare cellsProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228505(802-807)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228505
Chang HJiang IChang YPhillips JHu AGraeb H(2011)Timing ECO optimization via Bézier curve smoothing and fixability identificationProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132487(742-746)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132487
Huang SLin WHuang CPhillips JHu AGraeb H(2011)Match and replaceProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132421(383-388)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132421
Show More Cited By

Recommendations

Spare cells with constant insertion for engineering change

Engineering change (EC) is the process of modifying a VLSI design implementation to eliminate design errors, to add new specifications, or to correct design constraint violations. Usually, an EC problem is resolved by using spare cells that have been ...
Timing-constrained replacement using spare cells for design changes
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI

Spare cells have been widely used to realize design changes at post-placement stage for functional changes or timing violations. However, many prior works relative to spare cell utilization neglect the timing effect due to spare cell rewiring. In this ...
The Intersection of Insertion and Deletion Balls
2021 IEEE Information Theory Workshop (ITW)
This paper studies the intersections of insertion and deletion balls. The t-insertion, t-deletion ball of a sequence x is the set of all sequences received by t insertions, deletions to x, respectively. While the intersection of either deletion balls or ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

November 2007

933 pages

ISBN:1424413826

General Chair:
Georges Gielen
ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

Research-article

Conference

ICCAD07

Sponsor:

CEDA
SIGDA
IEEE-CS\DATC

ICCAD07: The International Conference on Computer-Aided Design 2007

November 5 - 8, 2007

California, San Jose

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
158
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chang HJiang IChang YGroeneveld PSciuto DHassoun S(2012)Timing ECO optimization using metal-configurable gate-array spare cellsProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228505(802-807)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228505
Chang HJiang IChang YPhillips JHu AGraeb H(2011)Timing ECO optimization via Bézier curve smoothing and fixability identificationProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132487(742-746)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132487
Huang SLin WHuang CPhillips JHu AGraeb H(2011)Match and replaceProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132421(383-388)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132421
Huang SWu CTang KHsu CHuang C(2011)A robust ECO engine by resource-constraint-aware technology mapping and incremental routing optimizationProceedings of the 16th Asia and South Pacific Design Automation Conference10.5555/1950815.1950896(382-387)Online publication date: 25-Jan-2011
https://dl.acm.org/doi/10.5555/1950815.1950896
Jiang IChang HChang LHung H(2009)Matching-based minimum-cost spare cell selection for design changesProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630018(408-411)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1630018
Chen HChang CHwang T(2009)New spare cell design for IR drop minimization in Engineering Change OrderProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630017(402-407)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1630017
Lu CChao MLo CChang CNam GSaxena P(2009)A metal-only-ECO solver for input-slew and output-loading violationsProceedings of the 2009 international symposium on Physical design10.1145/1514932.1514974(191-198)Online publication date: 29-Mar-2009
https://dl.acm.org/doi/10.1145/1514932.1514974

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Spare cells with constant insertion for engineering change

Timing-constrained replacement using spare cells for design changes

The Intersection of Insertion and Deletion Balls