Iwato H, Sakanushi K, Takeuchi Y and Imai M. A low power VLIW processor generation method by means of extracting non-redundant activation conditions. Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis. (227-232).
Schuster T, Bougard B, Raghavan P, Priewasser R, Novo D, Van der Perre L and Catthoor F. Design of a low power pre-synchronization ASIP for multimode SDR terminals. Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation. (322-332).
Cong J, Fan Y and Jiang W. Platform-based resource binding using a distributed register-file microarchitecture. Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design. (709-715).
Radhakrishnan S, Guo H, Parameswaran S and Ignjatovic A. Application specific forwarding network and instruction encoding for multi-pipe ASIPs. Proceedings of the 4th international conference on Hardware/software codesign and system synthesis. (241-246).
Radhakrishnan S, Guo H and Parameswaran S. Customization of application specific heterogeneous multi-pipeline processors. Proceedings of the conference on Design, automation and test in Europe: Proceedings. (746-751).
Radhakrishnan S, Guo H and Parameswaran S. Dual-pipeline heterogeneous ASIP design. Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. (12-17).
Buss M, Azevedo R, Centoducatte P and Araujo G. Tailoring pipeline bypassing and functional unit mapping to application in clustered VLIW architectures. Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems. (141-148).
Lapinskii V, Jacome M and de Veciana G. High-quality operation binding for clustered VLIW datapaths. Proceedings of the 38th annual Design Automation Conference. (702-707).