Article

Free access

Microprocessor control of customer premises telecommunications equipment

Authors:

Ray Jakubek,

Steve SilversteinAuthors Info & Claims

ACM '76: Proceedings of the 1976 annual conference

Pages 270 - 274

https://doi.org/10.1145/800191.805595

Published: 20 October 1976 Publication History

PDF eReader

Abstract

A microprocessor implementation of the control of customer premises telecommunication equipment is presented. The system architecture is described and the processes run under real time control of the microprocessor are outlined. The principles used in the software engineering of the microprocessor code are highlighted and the software and hardware utilities employed in the system design and debugging are explained. The use of a top down approach to this coding application reaped great rewards in terms of an efficient design effort. Maintenance considerations, a key concept in real time telecommunications applications are summarized.

References

[1]

J. J. Horenkamp and H. Oehring, Business Communications Services from ESS Central Offices, IEEE International Conference on Communications, Minneapolis, Minnesota, June 1974.

Google Scholar

[2]

B. W. Kernighan and P. J. Plauger, The Elements of Programming Style, McGraw-Hill, 1974.

Digital Library

Google Scholar

Recommendations

The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International Conference

The PowerPC 620 RISC microprocessor is the first chip for the application server and technical workstation product line within the PowerPC family. It utilizes a high performance microarchitecture with many advanced superscalar features to exploit ...
The IBM z13 multithreaded microprocessor

The IBM z13™ system is the latest generation of the IBM z Systems™ mainframes. The z13 microprocessor improves upon the IBM zEnterprise® EC12 (zEC12) processor with two vector execution units, higher instruction execution parallelism, and a simultaneous ...
The MIPS R10000 Superscalar Microprocessor

The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM '76: Proceedings of the 1976 annual conference

October 1976

576 pages

ISBN:9781450374897

DOI:10.1145/800191

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 October 1976

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
119
Total Downloads

Downloads (Last 12 months)17
Downloads (Last 6 weeks)2

Reflects downloads up to 22 Nov 2024

Other Metrics

View Author Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor

The IBM z13 multithreaded microprocessor

The MIPS R10000 Superscalar Microprocessor