Article

RF CMOS circuit optimizing procedure and synthesis tool

Authors:

Chandrasekar Rajagopal,

Karthik Sridhar,

Adrian NunezAuthors Info & Claims

GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI

Pages 100 - 103

https://doi.org/10.1145/764808.764835

Published: 28 April 2003 Publication History

Abstract

In this paper, we discuss a methodology to design and synthesize analog CMOS components such as RF amplifiers. The inputs of the synthesis tool are the circuit specifications described at high-level of abstraction, fabrication dependent technology parameters and un-sized circuit topologies. The output is a sized net list, which meets the user constraints.The synthesis environment considers user-defined performance parameters into account, and it relies on a genetic algorithm based heuristic method to search for a solution in a large design-space. The synthesis tool determines a solution set of design parameters such that the circuit satisfies the overall design constraints.

References

[1]

B.Razavi. RF Microelectronics. Prentice Hall Communication Engineering and Emerging Technologies Series, 1999.

Digital Library

[2]

A. Doboli, A. Nunez-Aldana, N. Dhanwada, S. Ganesan, R. Vemuri, "Behavioral Synthesis of Analog Systems using Two-Layered Design Space Exploration", Proc. of the 36th DAC, 1999, pp.951--957.

Digital Library

[3]

M.Degrauwe, O.Nys, and E.Dijkstra.Idac: an interactive design tool for analog cmos circuits. IEEE Sol. st. Circ., 22:1106--16, December 1987.

[4]

Release 2.0, user guides. ACACIA Group, 1994.

[5]

R.Harjani, R.Rutenbar, and L.Carley.Oasys: a framework for analog circuit synthesis. IEEE Trans CAD, 8(12):1247--1266, December 1989.

[6]

S.Li, Y.Wu, Chunlei, and M.Ismail.Optimizing mixer noise performance: a 2.4ghz gilbert down conversion mixer for w-cdma application. VLSI: Systems on a Chip, Kluwer Academic Publishers, pp 1--10, 1999.

Digital Library

[7]

Rob A. Rutenbar, Georges G. E. Gielen. Computer-Aided Design Of Analog And Mixed-Signal Integrated circuits. Proc. of The IEEE, 88(12): 1823--1852, December 2000.

[8]

M. G. R. Degrauwe et al. IDAC: An interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits, 22:1106--115, December 1987.

[9]

H. Y. Koh, C. H. S'equin, and P. R. Gray. OPASYN: A compiler for CMOS operational amplifiers. IEEE Transactions on Computer-Aided Design, 9:113--125, February 1990.

Digital Library

[10]

J. P. Harvey, M. I. Elmasry, and B. Leung. STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits. IEEE Transactions on Computer-Aided Design, 11:1402--1417, November 1992.

[11]

R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A framework for analog circuit synthesis. IEEE Transactions on Computer-Aided Design, 8:1247--1265, December 1989.

Digital Library

[12]

K. Swings, W. Sansen, "DONALD: a workbench for interactive design space exploration and sizing of analog circuits," Proc. EDAC, pp. 475--479, 1991.

Digital Library

[13]

G. G. E. Gielen, H .C. C. Walscharts, and W. M. C. Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE Journal of Solid-State Circuits, 25:707--713, June 1990.

[14]

K.Subramaniam, R.Chandrasekar, and A.Nunez. SRFCC: Synthesis of RF CMOS circuits. IEEE Midwest Symposium CAD, August 2002.

[15]

T.H. Lee. The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge University Press, 1998.

[16]

D.K. Shaeffer. The design and implementation of low-power cmos radio receivers. PhD Dissertation at the Department of Electrical Engineering of Stanford University, 1998.

[17]

J.Yildeuil, M.Yalenza, and D.Rigaud. CMOS 1/f noise modeling and extraction of bsim3 parameters using a new extraction procedure Proceedings of the IEEE International Conference on Microelectronic Test Structures, pp 206--211, 1999.

[18]

M.Wall. A C++ library of genetic algorithm components, Massachusetts institute of technology, http://lancet.mit.edu/ga, 1995.

[19]

W. Kruiskamp and D. Leenaerts. DARWIN: CMOS op amp synthesis by means of a genetic algorithm. In Proceedings of the 32nd Annual Design Automation Conference, pages 433--438, 1995.

Digital Library

[20]

The MIT web page for Genetic Algorithm: http://lancet.mit.edu/ga/

Cited By

Dehbashian MMaymandi-Nejad M(2017)A new hybrid algorithm for analog ICs optimization based on the shrinking circles techniqueIntegration, the VLSI Journal10.1016/j.vlsi.2016.09.00956:C(148-166)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1016/j.vlsi.2016.09.009
Pires EMendes LMoura Oliveira PMachado JVaz JRosário M(2009)Design of Radio-Frequency Integrated CMOS Discrete Tuning Varactors Using the Particle Swarm Optimization AlgorithmProceedings of the 10th International Work-Conference on Artificial Neural Networks: Part II: Distributed Computing, Artificial Intelligence, Bioinformatics, Soft Computing, and Ambient Assisted Living10.1007/978-3-642-02481-8_184(1231-1239)Online publication date: 6-Jun-2009
https://dl.acm.org/doi/10.1007/978-3-642-02481-8_184
Mendes LSolteiro Pires EVaz JRosario M(2007)Automated design of radio-frequency single-ended switched capacitor arrays using genetic algorithms2007 50th Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2007.4488627(453-456)Online publication date: Aug-2007
https://doi.org/10.1109/MWSCAS.2007.4488627
Show More Cited By

Index Terms

RF CMOS circuit optimizing procedure and synthesis tool
1. Hardware

Recommendations

RF CMOS body-effect circuits

After a theoretical and analytical study of the body effect in MOS transistors, this paper offers two useful models of this parasitic phenomenon. Thanks to these models, a design methodology, which takes advantage of the bulk terminal, allows to turn ...
A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier

A symmetric complementary structure for CMOS analog squarer and four-quadrant multiplier is proposed and analyzed. Analog squarer and a four-quadrant analog multiplier by utilizing the square-algebraic identity in the MOS triode region are presented. ...
Compact High Gain CMOS Op Amp Design using Comparators
Special issue: papers from the 40th midwest symposium

This paper discusses the design of high gain, general purpose op amps. The op amp is based on a novel cascaded design using comparators and with structural simplicity approaching that of digital circuits. Ideally, the design tool presented here can be ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI

April 2003

320 pages

ISBN:1581136773

DOI:10.1145/764808

General Chair:
Mircea Stan
University of Virginia
,
Program Chairs:
David Garrett
Bell Labs Research, Lucent Technologies
,
Kazuo Nakajima
University of Maryland

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 April 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GLSVLSI03

Sponsor:

GLSVLSI03: Great Lakes Symposium on VLSI 2003

April 28 - 29, 2003

D. C., Washington, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
275
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 21 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Dehbashian MMaymandi-Nejad M(2017)A new hybrid algorithm for analog ICs optimization based on the shrinking circles techniqueIntegration, the VLSI Journal10.1016/j.vlsi.2016.09.00956:C(148-166)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1016/j.vlsi.2016.09.009
Pires EMendes LMoura Oliveira PMachado JVaz JRosário M(2009)Design of Radio-Frequency Integrated CMOS Discrete Tuning Varactors Using the Particle Swarm Optimization AlgorithmProceedings of the 10th International Work-Conference on Artificial Neural Networks: Part II: Distributed Computing, Artificial Intelligence, Bioinformatics, Soft Computing, and Ambient Assisted Living10.1007/978-3-642-02481-8_184(1231-1239)Online publication date: 6-Jun-2009
https://dl.acm.org/doi/10.1007/978-3-642-02481-8_184
Mendes LSolteiro Pires EVaz JRosario M(2007)Automated design of radio-frequency single-ended switched capacitor arrays using genetic algorithms2007 50th Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2007.4488627(453-456)Online publication date: Aug-2007
https://doi.org/10.1109/MWSCAS.2007.4488627
Mendes LPires EVaz JRosario M(2007)An Evolutionary Synthesis Algorithm to Design Optimum Performance CMOS RFSSCAs2007 14th IEEE International Conference on Electronics, Circuits and Systems10.1109/ICECS.2007.4511236(1300-1303)Online publication date: Dec-2007
https://doi.org/10.1109/ICECS.2007.4511236

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents