The protection of the processor status word of the PDP-11/60
Abstract
Reference
Recommendations
Using LSI processor bit-slices to build a PDP-11: a case study in microcomputer design
AFIPS '77: Proceedings of the June 13-16, 1977, national computer conferenceIn this article we give the design and evaluation of the CMU-11: a fully operational implementation of the PDP-11 computer architecture built with Intel 3000 Schottky bipolar microcomputer bit-slices. This project was initiated to test in detail the ...
Processor coupling: integrating compile time and runtime scheduling for parallelism
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)The technology to implement a single-chip node composed of 4 high-performance floating-point ALUs will be available by 1995. This paper presents processor coupling, a mechanism for controlling multiple ALUs to exploit both instruction-level and inter-...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 218Total Downloads
- Downloads (Last 12 months)44
- Downloads (Last 6 weeks)8
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in