Article

Improving embedded system design by means of HW-SW compilation on reconfigurable coprocessors

Authors:

José M. Moya,

Fernando Rincón,

Francisco Moya,

Juan Carlos LópezAuthors Info & Claims

ISSS '02: Proceedings of the 15th international symposium on System Synthesis

Pages 255 - 260

https://doi.org/10.1145/581199.581255

Published: 02 October 2002 Publication History

Get Access

Abstract

This article describes a new approach to HW-SW codesign for complex embedded systems, using high-level programming languages. Unlike in previous approaches, the designer does not need to acquire new skills, because most of the design process is automated. The hardware extensions are implemented as simple coprocessors consisting of a reconfigurable datapath and a control memory. Our approach is demonstrated with a simple image processing application, obtaining a 100% performance improvement.

References

[1]

A. DeHon. Reconfigurable Architectures for General Purpose Computing. PhD thesis, MIT, 545 Technology Sq., Cambridge MA 02139, September 1996.

Digital Library

Google Scholar

[2]

GNU Compiler Collection. {on-line}. Available from WWW: http://gcc.gnu.org/.

Google Scholar

[3]

S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. Piperench: a coprocessor for streaming multimedia acceleration. ISCA, 1999.

Digital Library

Google Scholar

[4]

S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. IEEE Symposium on FPGAs for Custom Computing Machines, pages 87--96, 1997.

Digital Library

Google Scholar

[5]

R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 1997.

Digital Library

Google Scholar

[6]

Yanbing Li, Tim Callahan, Ervan Darnell, Randolf Harr, Uday Kurkure, and Jon Stockwood. Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In Design Automation Conference, 2000.

Digital Library

Google Scholar

[7]

F. Moya, J. M. Moya, and J. C. López. Global design space exploration strategy for system synthesis. In Proc. of the 6th European Concurrent Engineering Conference, April 1999.

Google Scholar

[8]

J. Moya, F. Moya, S. Dominguez, and J. Lopez. Multi-language specification of heterogeneous systems. Forum on Design Languages (FDL'2000), September 2000.

Google Scholar

[9]

P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsen. A programming environment for the design of complex high speed ASICs. In Design Automation Conference, 1998.

Digital Library

Google Scholar

[10]

Open SystemC Initiative. {on-line}. Available from WWW: http://www.systemc.org/.

Google Scholar

[11]

Tensilica Xtensa Processor Generator. {on-line}. Available from WWW: http://www.tensilica.com/.

Google Scholar

Cited By

View all

Mostapha Aboulhamid ERousseau F(2010)ReferencesSystem Level Design with .Net Technology10.1201/9781439812129.bmatt(281-296)Online publication date: 19-Feb-2010
https://doi.org/10.1201/9781439812129.bmatt
Benkrid KBenkrid ABelkacemi S(2007)Efficient FPGA hardware developmentJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2006.09.01053:4(184-209)Online publication date: 1-Apr-2007
https://dl.acm.org/doi/10.1016/j.sysarc.2006.09.010
Brassard ORousseau FDavid JKastle MAboulhamid E(2006)Automatic Generation of Embedded Systems with .NET Framework Based Tools2006 IEEE North-East Workshop on Circuits and Systems10.1109/NEWCAS.2006.250904(165-168)Online publication date: Nov-2006
https://doi.org/10.1109/NEWCAS.2006.250904

Index Terms

Improving embedded system design by means of HW-SW compilation on reconfigurable coprocessors
1. Computer systems organization
2. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Retargetable compilers

Recommendations

HW/SW codesign techniques for dynamically reconfigurable architectures

Hardward/software (HW/SW) codesign and reconfigurable computing are commonly used methodologies for digital-systems design. However, no previous work has been carried out in order to define a HW/SW codesign methodology with dynamic scheduling for run-...
Domain-Specific Language for HW/SW Co-design for FPGAs
DSL '09: Proceedings of the IFIP TC 2 Working Conference on Domain-Specific Languages

This article describes FSMLanguage, a domain-specific language for HW/SW co-design targeting platform FPGAs. Modern platform FPGAs provide a wealth of configurable logic in addition to embedded processors, distributed RAM blocks, and DSP slices in order ...
The design of dynamically reconfigurable datapath coprocessors

Increasing nonrecurring engineering and mask costs are making it harder to turn to hardwired application specific integrated circuit (ASIC) solutions for high-performance applications. The volume required to amortize these high costs has been increasing,...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISSS '02: Proceedings of the 15th international symposium on System Synthesis

October 2002

278 pages

ISBN:1581135769

DOI:10.1145/581199

General Chair:
El Mostapha Aboulhamid
University of Montreal, Canada
,
Program Chair:
Yukihiro Nakamura
Kyoto University, Japan

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 October 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISSS02

Sponsor:

ACM
SIGDA
IEEE-CS\DATC

ISSS02: 15th International Symposium on System Synthesis

October 2 - 4, 2002

Kyoto, Japan

Acceptance Rates

ISSS '02 Paper Acceptance Rate 38 of 71 submissions, 54%;

Overall Acceptance Rate 38 of 71 submissions, 54%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
422
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 23 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Mostapha Aboulhamid ERousseau F(2010)ReferencesSystem Level Design with .Net Technology10.1201/9781439812129.bmatt(281-296)Online publication date: 19-Feb-2010
https://doi.org/10.1201/9781439812129.bmatt
Benkrid KBenkrid ABelkacemi S(2007)Efficient FPGA hardware developmentJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2006.09.01053:4(184-209)Online publication date: 1-Apr-2007
https://dl.acm.org/doi/10.1016/j.sysarc.2006.09.010
Brassard ORousseau FDavid JKastle MAboulhamid E(2006)Automatic Generation of Embedded Systems with .NET Framework Based Tools2006 IEEE North-East Workshop on Circuits and Systems10.1109/NEWCAS.2006.250904(165-168)Online publication date: Nov-2006
https://doi.org/10.1109/NEWCAS.2006.250904

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

HW/SW codesign techniques for dynamically reconfigurable architectures

Domain-Specific Language for HW/SW Co-design for FPGAs

The design of dynamically reconfigurable datapath coprocessors