Evaluating Versal AI Engines for Option Price Discovery in Market Risk Analysis
Authors: 
Mark Klaisoongnoen, 
Nick Brown, Tim Dykes, Jessica R. Jones, Utz-Uwe HausAuthors Info & Claims
Pages 176 - 182
Abstract
Whilst Field-Programmable Gate Arrays (FPGAs) have been popular in accelerating high-frequency financial workload for many years, their application in quantitative finance, the utilisation of mathematical models to analyse financial markets and securities, is less mature. Nevertheless, recent work has demonstrated the benefits that FPGAs can deliver to quantitative workloads, and in this paper, we study whether the Versal ACAP and its AI Engines (AIEs) can also deliver improved performance. We focus specifically on the industry standard Strategic Technology Analysis Center's (STAC) derivatives risk analysis benchmark STAC-A2. Porting a purely FPGA-based accelerator STAC-A2 inspired market risk (SIMR) benchmark to the Versal ACAP device by combining Programmable Logic (PL) and AIEs, we explore the development approach and techniques, before comparing performance across PL and AIEs. Ultimately, we found that our AIE approach is slower than a highly optimised existing PL-only version due to limits on both the AIE and PL that we explore and describe.
References
[1]
Sagheer Ahmad, Sridhar Subramanian, Vamsi Boppana, Shankar Lakka, Fu-Hing Ho, Tomai Knopp, Juanjo Noguera, Gaurav Singh, and Ralph Wittig. 2019. Xilinx First 7nm Device: Versal AI Core (VC1902). In 2019 IEEE Hot Chips 31 Symposium (HCS). 1--28. https://doi.org/10.1109/HOTCHIPS.2019.8875639
[2]
Nick Brown. 2020. Weighing Up the New Kid on the Block: Impressions of using Vitis for HPC Software Development. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). 335--340. https://doi.org/10.1109/FPL50879.2020.00062
[3]
Nick Brown. 2021a. Accelerating advection for atmospheric modelling on Xilinx and Intel FPGAs. In 2021 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 767--774.
[4]
Nick Brown. 2021b. Porting incompressible flow matrix assembly to FPGAs for accelerating HPC engineering simulations. In 2021 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC). IEEE, 9--20.
[5]
Nick Brown. 2023. Exploring the Versal AI engines for accelerating stencil-based atmospheric advection simulation. In Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays. 91--97.
[6]
Nick Brown, Mark Klaisoongnoen, and Oliver Thomson Brown. 2021. Optimisation of an FPGA Credit Default Swap engine by embracing dataflow techniques. In 2021 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 775--778.
[7]
Dionysios Diamantopoulos, Raphael Polig, Burkhard Ringlein, Mitra Purandare, Beat Weiss, Christoph Hagleitner, Mark Lantz, and Francc ois Abel. 2021. Acceleration-as-a-μService: A Cloud-native Monte-Carlo Option Pricing Engine on CPUs, GPUs and Disaggregated FPGAs. In 2021 IEEE 14th International Conference on Cloud Computing (CLOUD). IEEE, 726--729.
[8]
Gordon Inggs, Shane Fleming, David B Thomas, and Wayne Luk. 2015. Is High Level Synthesis Ready for Business? An Option Pricing Case Study. In FPGA Based Accelerators for Financial Applications. Springer, 97--115.
[9]
M. Klaisoongnoen, N. Brown, and O. Brown. 2022a. Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs. In 2022 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC). IEEE Computer Society, 18--27. https://doi.org/10.1109/H2RC56700.2022.00008
[10]
Mark Klaisoongnoen, Nick Brown, and Oliver Thomson Brown. 2022b. Low-power option Greeks: Efficiency-driven market risk analysis using FPGAs. In International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies. 95--101.
[11]
P. Lankford, L. Ericson, and A. Nikolaev. 2012. End-User Driven Technology Benchmarks Based on Market-Risk Workloads. In 2012 SC Companion: High Performance Computing, Networking Storage and Analysis. 1171--1175. https://doi.org/10.1109/SC.Companion.2012.141
[12]
Chen Yang, Tong Geng, Tianqi Wang, Rushi Patel, Qingqing Xiong, Ahmed Sanaullah, Chunshu Wu, Jiayi Sheng, Charles Lin, Vipin Sachdeva, et al. 2019. Fully integrated FPGA molecular dynamics simulations. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1--31.
Index Terms
- Evaluating Versal AI Engines for Option Price Discovery in Market Risk Analysis
Recommendations
QUKU: A dual-layer reconfigurable architecture
Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systemsA new architecture, QUKU, is proposed for implementing stream-based algorithms on FPGAs, which combines the advantages of FPGA and Coarse Grain Reconfigurable Arrays (CGRAs). QUKU consists of a dynamically reconfigurable, coarse-grain Processing Element ...
Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework
ISPD '18: Proceedings of the 2018 International Symposium on Physical DesignWe describe an open-source software framework,CGRA-ME, for the modeling and exploration of coarse-grained reconfigurable architectures (CGRAs). CGRAs are programmable hardware devices having large ALU-like logic blocks, and datapath bus-style inter-...
Spatial: a language and compiler for application accelerators
PLDI '18Industry is increasingly turning to reconfigurable architectures like FPGAs and CGRAs for improved performance and energy efficiency. Unfortunately, adoption of these architectures has been limited by their programming models. HDLs lack abstractions for ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
April 2024
300 pages
Copyright © 2024 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 02 April 2024
Check for updates
Author Tags
Qualifiers
- Short-paper
Funding Sources
- EPSRC
- Horizon 2020 Framework Programme
- STFC
Conference
FPGA '24
Sponsor:
FPGA '24: The 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays
March 3 - 5, 2024
CA, Monterey, USA
Acceptance Rates
Overall Acceptance Rate 125 of 627 submissions, 20%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 172Total Downloads
- Downloads (Last 12 months)172
- Downloads (Last 6 weeks)41
Reflects downloads up to 24 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in