Cited By
View all- Hatefi-Ardakani HGharehbaghi AHessabi S(2008)System-Level Assertion-Based Performance Verification for Embedded SystemsAdvances in Computer Science and Engineering10.1007/978-3-540-89985-3_30(243-250)Online publication date: 2008
Timing driven co-design of networked embedded systems
Pages 117 - 122
References
[1]
AMON, T. Specification, simulation, and verification of timing behavior. PhD thesis, Univ. of Washington, 1993.
[2]
DASDAN, A., MATHUR, A., AND GUPTA, R. K. RATAN: A tool for rate analysis and rate constraint debugging for embedded systems. In Proc. European Design and Test Conf. (1997), IEEE, pp. 2-6.
[3]
DASDAN, A., RAMANATHAN, D., AND GUPTA, R. K. An interactive validation methodology for embedded systems. In Proc. High-Level Design Validation and Test Workshop (Nov. 1997), IEEE, pp. 123-30.
[4]
HULGAARD, H., BURNS, S. M., AMON, T., AND BORRIELLO, G. An algorithm for exact bounds on the time seperation of events in concurrent systems. IEEE Trans. Cornput., 11 (Nov. 1995), 1306-17.
[5]
J. E. COOLAHAN, J., AND ROUSSOPOULOS, N. Timing requirements for time-driven systems using augmented petri nets. IEEE Trans. Software Eng. 9, 5 (Sept. 1983), 603-16.
[6]
JAHANIAN, F., AND MOK, A. K.-L. Safety analysis of timing properties in real-time systems. IEEE Trans. Software Eng. 12, 9 (Sept. 1986), 890-904.
[7]
MCMILLAN, K. L., AND DILL, D. L. Algorithms for interface timing verification. In Proc. Int. Conf. on Computer Design (1992), IEEE, pp. 48-51.
[8]
RAMANATHAN, D., JEJURIKAR, R., AND GUPTA, R. K. Timing modeling and analysis for networked embedded systems. Technical report, University of California at Irvine, Nov. 1999.
[9]
Xu, J., AND PARNAS, D. L. On satisfying timing constraints in hard real-time systems. IEEE Trans. Software Eng. 19, 1 (Jan. 1993), 70-84.
[10]
YEN, T.-Y. Hardware-software co-synthesis of distributed embedded systems. PhD thesis, Princeton Univ., 1996.
[11]
http://www-mash.cs.berkeley.edu/ns/ns-research.html
[12]
BALARIN, F., ET AL. Hardware-Software Co-Design of Embedded Systems: The POLLS Approach. Kluwer Academic Publ., Boston, MA, USA, 1997.
[13]
SANDEEP BAJAJ ET. AL. Improving Simulation for Network Research University of Southern California Technical Report 99-702, March 1999
[14]
D.P. Hong, B.J. Vickers and T. Suda, "Connectionless Data Server for Public ATM Networks: Design and Performance" TR 94-10, Department of Information and Computer Science, University of California, Irvine, 1994.
[15]
D.P. Hong, B.J. Vickers, T. Suda and C. Oliveira "The Internetworking of Connectionless Data Networks over Public ATM: Connectionless Server Design and Performance" TR 94-41, Department of Information and Computer Science, Universit y of California, Irvine, 1994.
[16]
DASDAN, A., RAMANATHAN, D., AND GUPTA, R. K. A timingdriven design and validation methodology for embedded realtime systems. A CM Trans. on Design Automation of Electronic Systems. 3, 4 (Oct. 1998).
[17]
DASDAN, A., RAMANATHAN, O., AND GUPTA, R. K. Rate derivation and its applications to reactive, real-time embedded systems. In Proc. the 35th Design Automation Conf. (1998), pp. 263-268.
[18]
RAMANATHAN, D., DASDAN, A., AND GUPTA, R. K. High-Level Modeling of Communication in Real-Time Embedded Systems. IEEE High-Level Design Validation and Test Workshop, Nov 1998, pp. 172-180.
[19]
DASDAN, A. Timing Analysis of Embedded Real-Time Systems. Ph.D Thesis, University of Illinois at Urbana-Champaign, 1998.
[20]
GERBER, R., HONG, S., AND SAKSENA, M. Guaranteeing realtime requirements with resource-based calibration of periodic processes. IEEE Trans. Software Eng. 21, 7 (July 1995), 579- 92.
[21]
GOMAA, H. Software Design Methods for Concurrent and Real- Time Systems. Addison-Wesley, Reading, MA, USA, 1993.
[22]
HATLEY, D. J., AND PIRBHAI, I. A. Strategies for Real-Time System Specification. Dorset House, New York, NY, USA, 1987.
[23]
MATHUR, A., DASDAN, A., AND GUPTA, R. K. Rate analysis of embedded systems. ACM Trans. on Design Automation of Electronic Systems 3, 3 (July 1998).
[24]
D. RAMANATHAN AND A. DASDAN AND R. K. GUPTA Timing Driven HW/SW Codesign Based on Task Structuring and Process Timing Simulation IEEE Workshop on Hardware Software Co-design (CODES), May 1999
- Timing driven co-design of networked embedded systems
Recommendations
Building timing predictable embedded systems
Regular PapersA large class of embedded systems is distinguished from general-purpose computing systems by the need to satisfy strict requirements on timing, often under constraints on available resources. Predictable system design is concerned with the challenge of ...
Embedded Systems Start-Up under Timing Constraints on Modern FPGAs
FPL '11: Proceedings of the 2011 21st International Conference on Field Programmable Logic and ApplicationsIn this paper we present novel techniques, methods and tool flows that enable embedded systems implemented on FPGAs to start-up under tight timing constraints (i.e., hard deadlines). Meeting the application deadline is achieved by exploiting the FPGA ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2000 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- IEICE: Inst of Electronics, Info & Communication Engineers
- IPSJ: Information Processing Society of Japan
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 January 2000
Check for updates
Qualifiers
- Article
Conference
ASP-DAC00
Sponsor:
- IEICE
- IPSJ
- SIGDA
- IEEE-CAS
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 157Total Downloads
- Downloads (Last 12 months)10
- Downloads (Last 6 weeks)2
Reflects downloads up to 19 Feb 2025
Other Metrics
Citations
Cited By
View all- Hatefi-Ardakani HGharehbaghi AHessabi S(2008)System-Level Assertion-Based Performance Verification for Embedded SystemsAdvances in Computer Science and Engineering10.1007/978-3-540-89985-3_30(243-250)Online publication date: 2008
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in